
Dale: 28/5/21 Internal - I M. Jeevan Prakash Computer Organization Roll No - 201137 6. Direct memory access CDMA): Direct memory access is a mode of data transfer between the memory and 1/0 devices. The happens without the involvement of He processor we have two other methods of data transfer, programmed 110 and interrupt doiven 110. Let's revise each and get acknowledge with their drawback In programmed 110, the processor keeps on Scanning whether any device is ready for data transfer - It on 1/0 device is ready. The processor Pully dedicates itself in transferring the data between 110 and memory - It transfers data at a high sale, but it can't get involved in any often activity during data transfer - This is the motor drawback of programmed Vo. In Interrupt driven 110, when never the device is ready for data transfer, then it saises an interrupt to processor processor completes executing its orgains inbouction and saves its corrent state. It then switches to data transfer

which causes a deby. Here, He processor doesn't keep scanning for peripherals ready for data transfer The DMA controller transfers the data in three 1) Borst mode: Here, once the DMA controller gains the charge of the System bus, then it rebeases the System bus only after completion of data transfer Till then the cup has to wait for the system buses.
2) Cycle stealing mode: In this mode, the DMA controller Frances the copy to stop its operation and relinquish the control over the bus for a short term to DMH Controller Direct Memory Access Controller & It's working; DMA Controller is a hardware unit Hat allas 110 devices to access memory directly without the problécipation of the processor. Here we will discuss the working of the DMA controller. Below we have the diagram of DMA controller that explains its working.



\* when never an Ilo device wants to transfer the data
to or from memory, it sends the DMA request CDRa)
to the DMA controllers.

controller and relinquishes the bus and sends the controller and relinquishes the bus and sends the Hold acknowledgement CHLDA), DMA controller.

After receiving the hold acknowledgement CHLDA).

Hat the data transfer can be performed and

DMH controller takes the charge of the system

bus and transfers the data to or from memory.

Now the DMA controller can be separate unit that is shared by various Ilo devices, or it can also be a part of the Ilo device intolore.

Direct memory Acess Diagram:

After exploring the working of DMA

Controller. Ieb us discuss the block diagram

of the PMA controller. Below we have a block

diagram of DMA controlles. Address lines DMA Request DMA Acknowledgement Interrupule DMA Block Diggsam.

whenever a processor is requested to read or write a block of data, i.e. transfer a block of data

Synchronous Buses: In Synchronous Buses, the steps of data bansfer take place a lixed clock cycles. everyting is synchronoused bus the clock and clock signals are made available to both moster and slave. The bus clock is a square wave singal. A cycle starts at one vising edge of the clock and ends at the next rising edge, which is the beginning of the next cycle - A transfer may take multiple bus cycle depending on the speed parameters of the bus and the two ends of the transfer one scenamo would be that on the Post clock cycle, the master puts an address on the advess bus, puts data on the data bys, and asserts the appropriate control lines, slave recognizes, its advess on the advess bus on the first cycle and reads the new value for the bus in the second lyde. Synchronous buses one simple and easily implemented. However, when connecting derives with varying speed to a

Synchronous bus, the Slowest device will debombe the speed of the bus. Also the synchronous bus length could be limited to avoid clock. Skewing problem

Asynchronous Buses 1

There are no fixed clock Cycles in asynchronous buses. Hondshabing is used instead shows the handshabing protocal. The master asserts the data-read line.

An asynchronous bus has no system clock. Handshaking is done to properly conduct the transmission of data between the sender and the receiver. The process is illustrated. Per example, In an asynchronous read operation, the bus masks puts the address and control signals on the bus and then asserts a synchronization. Signal. The Slave's Synchronization signal indicates to the processors that there is valid data on the his and it real the data. The master then deasserts its synchronization singular, which indicates to the slave that the moster has read the

the data. The slave then deassests its synd ranization signal. This method of synchronization is referred to as a full handshale Mobe Mat there is no chock and that stanting and ending of the data transfer and indicated by special Synchronization Signals. An asynchronous communication protocal can be Considered as a part of Rinthe state machines (FSMS) that operate in such away that one does not proceed until the other RSM has reached a lextain state

Interface Circuits:

An I/o interface consists of the circuits required to connect an I/o device to a computer bus. On the side of the interface we have to bus signals for address, data and control, on the other side we have data path with its associated controls to transfer data belien the interface and the Ilo device. so provides a storage buller les a least one

word of data cor one byde, in the case of byle-orientedances

x contains status flags that can be accessed by the processor to determine whether the butter is full (les input) or empty (for output) x contains address - decoding circuitry to determine when it is being advessed by the processor. x Generales the appropriate their timing signals required by the bus control scheme.

Input-operations:
Input-output (IIO) System Franchis information between computer main memory and the outside world. An Ilo system is composed of Ilo devices (peripherals), I/o Control units, and software to corry out the Ilo transaction(s) through a sequence of Ilo operations. Ilo devices can be classified as serial, able to transfer bit strans one bit at a time, or parallel parallel devices have a wider data but and can therefore branks data in words of one or more bytes like any other activity in a computer system. Ito is a concerted work of both hardware and software

The sollware which is excuted to corry out on Ilo transaction for a specific Ilo devile is called a device driver. Input output operations Hardware Intergrated Cirals Communication hardware, interfaces and storage Intput/output

Decoder is a combinationhoral Coircuil Hat has n' input lines and maximum of 2" output lines one of these outputs will be active high based or the combination of inputs present, when the decoder is enabled. That means decoder detectes a portudor code. The output of the decoder are nothing but He min terms of in input variety lines, when it is enabled

2 lo 4 deco	07				enterente estado en estado la cinidad			
			Ч.					•
A, and Ao o	v d	lour	outp	ouls	Х3,	Y2, Y	S X	o The
An 2 to 4 2 to 4 2 to 2 to 2 to 2 to 2 to								
Enable		In	pAs	many or many		oul	puls	
2 Ray (E	parties of the second second second	12,	Ao		Y3	y 2	У	У6
har annual and a material account of the contract of the contr		<b>X</b>	×		0	0	0	6
l		0	0	5	0	0	0	-
1		0	(		٥	0		0
1		0	1		0		0	0
	1	\	0		\	0	0	0
	Arrest A		The same of a support of		0	0	0	0