



Semiconductor Memory Organization & Addressing


Arquitectura de Computadoras 2022

Dr. Agustin M. Laprovitta (alaprovitta@unc.edu.ar)

Introduction

- Computer systems functionality aspects
 - Processing
 - Transformation of data
 - Implemented using processors
 - Storage
 - Retention of data
 - Implemented using memory
 - Communication
 - Transfer of data between processors and memories
 - Implemented using buses
 - Called *interfacing*

A simple bus



□ Wires:

- Uni-directional or bi-directional
- One line may represent multiple wires


□ Bus

- Set of wires with a single function
 - Address bus, data bus
- Or, entire collection of wires
 - Address, data and control
 - Associated protocol: rules for communication

Semiconductor Memory Classification

Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access	EPROM E ² PROM FLASH	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CACHE		

Memory Timing: Definitions




Memory Organization

Memory Address		Word (8 bits)							
Binary	Dec								
0000000000	0	0	1	1	1	0	0	1	0
0000000001	1	1	1	1	1	1	1	1	1
0000000010	2	0	0	0	1	0	0	1	1
.
.
1111111101	1021	1	1	1	1	0	0	0	1
1111111110	1022	1	1	0	0	0	0	0	0
1111111111	1023	0	0	0	0	1	1	1	1


Addressed word

Storage bit cell



**Example organization for
1Kword x 8 bits = 8K bits memory**

Memory Architecture: Decoders





Intuitive architecture for $K \times M$ memory
Too many select signals:
 K words == K select signals

Decoder reduces the number of select signals
 $N = \log_2 K$


Array-Structured Memory Architecture

Problem: ASPECT RATIO or HEIGHT >> WIDTH



2. Micron's triple-level cell (TLC) flash memory stores 3 bits of data in each transistor.

Hierarchical Memory Architecture




Advantages:


1. Shorter wires within blocks
2. Block address activates only 1 block => power savings

Addressable Space


- ❑ It's defined as the total number of addresses the CPU can access.
- ❑ It depends on the width (number of bits) of the address bits: **n bits -> 2^n addresses**



Memory Addressing (data bus)




Memory Addressing (address bus)



Memory Addressing (parallel)

A ₉ . . . A ₀	D ₁₅ . . . D ₈	D ₇ . . . D ₀
0000000000	0 1 . 1	0 . 1 0
0000000001	1 1 . 1	1 . 1 1
0000000010	0 0 . 1	0 . 1 1

1111111101	1 1 . 1	0 . 0 1
1111111110	1 1 . 0	0 . 0 0
1111111111	0 0 . 0	1 . 1 1





**Example organization for
bank of 1Kword x 16 bits
from 2 x 1Kx8bits**

Memory Addressing (serial)


A ₁₁	A ₁₀	A ₉	...	A ₀	D ₇	...	D ₀
0	0	0	0	0	0	0	0
0	0	1	1	1	1	1	1
0	1	0	0	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0
1	0	1	1	1	1	1	1
1	1	0	0	0	0	0	0
1	1	1	1	1	1	1	1

Example organization for bank of 4Kword x 8 bits from 4 x 1Kx8bits






Example: Conventional PC Memory map



‘Espejos’ en el mapa de memoria

Caso: Hallar el mapa de memoria del circuito indicando las posiciones de memoria ocupadas por cada CI RAM.



A15	A14	A13	Decoder	Mem	Posición en el mapa	Bytes
0	0	0	d0	-	H0000 – H1FFF	8K
	0	1	d1	RAM1	H2000 – H3FFF	8K
	1	0	d2	RAM1	H4000 – H5FFF	8K
	1	1	d3	-	H6000 – H7FFF	8K
1	X	X		RAM2	H8000 - HFFFF	32K

