# Arquitecturas que se verán en la cátedra





x86

| ISA    | Pages | Words     | Hours to read | Weeks to read |
|--------|-------|-----------|---------------|---------------|
| RISC-V | 236   | 76,702    | 6             | 0.2           |
| ARM-32 | 2736  | 895,032   | 79            | 1.9           |
| x86-32 | 2198  | 2,186,259 | 182           | 4.5           |

Figure 1.6: Number of pages and words of ISA manuals [Waterman and Asanović 2017a], [Waterman and Asanović 2017b], [Intel Corporation 2016], [ARM Ltd. 2014]. Hours and weeks to complete assumes reading at 200 words per minute for 40 hours a week. Based in part of Figure 1 of [Baumann 2017].

# Combined Volume Set of Intel® 64 and IA-32 Architectures Software Developer's Manuals

| Document  | Description  |
|---|--|
| Intel® 64 and IA-32 Architectures<br>Software Developer's Manual<br>Combined Volumes: 1, 2A, 2B,<br>2C, 2D, 3A, 3B, 3C, 3D, and 4 | Volume 1: Describes the architecture and programming environment of processors supporting IA-32 and Intel® 64 architectures.  Volume 2: Includes the full instruction set reference, A-Z. Describes the format of the instruction and provides reference pages for instructions.  Volume 3: Includes the full system programming guide, parts 1, 2, 3, and 4. Describes the operating-system support environment of Intel® 64 and IA-32 architectures, including memory management, protection, task management, interrupt and exception handling, multi-processor support, thermal and power management features, debugging, performance monitoring, system management mode, virtual machine extensions (VMX) instructions, Intel® Virtualization Technology (Intel® VT), and Intel® Software Guard Extensions (Intel® SGX). NOTE: Performance monitoring events can be found here: https://perfmon-events.intel.com/  Volume 4: Describes the model-specific registers of processors supporting IA-32 and Intel® 64 architectures. |
| Intel® 64 and IA-32 Architectures<br>Software Developer's Manual<br>Documentation Changes   | Describes bug fixes made to the Intel® 64 and IA-32 architectures software developer's manual between versions.  NOTE: This change document applies to all Intel® 64 and IA-32 architectures software developer's manual sets (combined volume set, 4 volume set, and 10 volume set).  |

https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html

#### Versión acotada del manual x86

INTEL 80386 PROGRAMMER'S REFERENCE MANUAL 1986

#### **INTEL 80386**

#### PROGRAMMER'S REFERENCE MANUAL 1986

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

MDS is an ordering code only and is not used as a product name or trademark. MDS (R) is a registered trademark of Mohawk Data Science

Additional copies of this manual or other Intel literature may be obtained from.

Intel Corporation Literature Distribution Mail Stop SC6-59 3065 Bowers Avenue Santa Clara. CA 95051

©INTEL CORPORATION 1987 CG-5/26/87 Edited 2001-02-01 by G.N.

Page 1 of 421

# **Especificaciones RISC-V**

https://riscv.org/technical/specifications/

The RISC-V Instruction Set Manual

Volume I: Unprivileged ISA Document Version 20191213


Editors: Andrew Waterman, Krste Asanovi´c, SiFive Inc.,

The RISC-V Instruction Set Manual Volume II: Privileged Architecture


Document Version 20211203

Editors: Andrew Waterman, Krste Asanovi´c, John

Hauser, SiFive Inc.,



The RISC-V Reader: An Open Architecture Atlas Paperback – November 7, 2017 by <u>David Patterson</u>, <u>Andrew Waterman</u>



Computer Organization and Design RISC-V Edition: The Hardware Software Interface - 2nd Edition by <u>David A. Patterson</u>, <u>John L. Hennessy</u>

| 1           | 25 2     |              | 19 1:  | 5 14 12 |             | 6 0      | _        |
|-------------|----------|--------------|--------|---------|-------------|----------|----------|
|             |          | imm[31:12    |        |         | rd          | 0110111  | U lui    |
| imm[31:12]  |          |              |        |         | rd          | 0010111  | U auipo  |
|             | imn      | n[20 10:1 11 | 19:12] |         | rd          | 1101111  | J jal    |
| i           | mm[11:0  | ]            | rs1    | 000     | rd          | 1100111  | I jalr   |
| imm[12 1    | 0:5]     | rs2          | rs1    | 000     | imm[4:1 11] | 1100011  | B beq    |
| imm[12 1    | 0:5]     | rs2          | rs1    | 001     | imm[4:1 11] | 1100011  | B bne    |
| imm[12 1    | 0:5]     | rs2          | rs1    | 100     | imm[4:1 11] | 1100011  | B blt    |
| imm[12 1    | 0:5]     | rs2          | rs1    | 101     | imm[4:1 11] | 1100011  | B bge    |
| imm[12 1    | 0:5]     | rs2          | rs1    | 110     | imm[4:1 11] | 1100011  | B bltu   |
| imm[12 1    | 0:5]     | rs2          | rs1    | 111     | imm[4:1 11] | 1100011  | B bgeu   |
| i           | mm[11:0  | ]            | rs1    | 000     | rd          | 0000011  | I lb     |
| i           | mm[11:0  | ]            | rs1    | 001     | rd          | 0000011  | I lh     |
| i           | mm[11:0  | ]            | rs1    | 010     | rd          | 0000011  | I lw     |
| i           | mm[11:0  | ]            | rs1    | 100     | rd          | 0000011  | I lbu    |
| i           | mm[11:0  | ]            | rs1    | 101     | rd          | 0000011  | I lhu    |
| imm[11:     | :5]      | rs2          | rs1    | 000     | imm[4:0]    | 0100011  | S sb     |
| imm[11:     | :5]      | rs2          | rs1    | 001     | imm[4:0]    | 0100011  | S sh     |
| imm[11:     | :5]      | rs2          | rs1    | 010     | imm[4:0]    | 0100011  | Ssw      |
| i           | mm[11:0  | ]            | rs1    | 000     | rd          | 0010011  | I addi   |
| i           | mm[11:0  | 1            | rs1    | 010     | rd          | 0010011  | I slti   |
| i           | mm[11:0  | ]            | rs1    | 011     | rd          | 0010011  | I sltiu  |
| i           | mm[11:0  | 1            | rs1    | 100     | rd          | 0010011  | I xori   |
| imm[11:0]   |          | rs1          | 110    | rd      | 0010011     | I ori    |          |
| i           | mm[11:0  | ]            | rs1    | 111     | rd          | 0010011  | I andi   |
| 000000      | 0        | shamt        | rs1    | 001     | rd          | 0010011  | I slli   |
| 000000      | 0        | shamt        | rs1    | 101     | rd          | 0010011  | I srli   |
| 010000      | 0        | shamt        | rs1    | 101     | rd          | 0010011  | I srai   |
| 000000      | 0        | rs2          | rs1    | 000     | rd          | 0110011  | R add    |
| 010000      | 0        | rs2          | rs1    | 000     | rd          | 0110011  | R sub    |
| 000000      | 0        | rs2          | rs1    | 001     | rd          | 0110011  | R sll    |
| 000000      | 0        | rs2          | rs1    | 010     | rd          | 0110011  | R slt    |
| 000000      | 0        | rs2          | rs1    | 011     | rd          | 0110011  | R sltu   |
| 000000      | 0        | rs2          | rs1    | 100     | rd          | 0110011  | R xor    |
| 000000      | 0        | rs2          | rs1    | 101     | rd          | 0110011  | R srl    |
| 010000      | 0        | rs2          | rs1    | 101     | rd          | 0110011  | R sra    |
| 000000      | 0        | rs2          | rs1    | 110     | rd          | 0110011  | R or     |
| 000000      | 0        | rs2          | rs1    | 111     | rd          | 0110011  | R and    |
| 0000        | pred     | succ         | 00000  | 000     | 00000       | 0001111  | I fence  |
| 0000        | 0000     | 0000         | 00000  | 001     | 00000       | 0001111  | I fence. |
| 000         | 00000000 | 000          | 00000  | 000     | 00000       | 1110011  | I ecall  |
| 00000000001 |          | 00000        | 000    | 00000   | 1110011     | I ebreak |          |
| csr         |          | rs1          | 001    | rd      | 1110011     | I csrrw  |          |
| csr         |          | rs1          | 010    | rd      | 1110011     | I csrrs  |          |
| csr         |          | rs1          | 011    | rd      | 1110011     | I csrrc  |          |
| csr         |          | zimm         | 101    | rd      | 1110011     | I csrrwi |          |
|             | csr      |              | zimm   | 110     | rd          | 1110011  | I csrrsi |
| csr         |          | zimm         | 111    | rd      | 1110011     | I csrrci |          |

25 24

[Waterman and Asanović 2017] is the basis of this figure.)






Figure 2.4: The registers of RV32I. Chapter 3 explains the RISC-V calling convention, the rationale behind the various pointers (sp, gp, tp, fp), Saved registers (s0-s11), and Temporaries (t0-t6). (Figure 2.1 and Table 20.1 of [Waterman and Asanović 2017] is the basis of this figure.)



# A Commentary on the UNIX Operating System





Brian Kernighan



https://archive.org/details/bitsavers\_attunix6thtaryontheUnixOperatingSystem197705\_12314928

https://cs3210.cc.gatech.edu/r/unix6.pdf





# Xv6, a simple Unix-like teaching operating system

Schedule

# Introduction

Xv6 is a teaching operating system developed in the summer of 2006, which we ported xv6 to RISC-V for a new undergraduate class 6.1810.

### Xv6 sources and text

The latest xv6 source and text are available via

git clone https://github.com/mit-pdos/xv6-riscv.git

and

git clone https://github.com/mit-pdos/xv6-riscv-book.git


### Unix Version 6

xv6 is inspired by Unix V6 and by:

- · Lions' Commentary on UNIX' 6th Edition, John Lions, Peer to Peer Communications; ISBN: 1-57398-013-7; 1st edition (June 14, 2000).
  - · An on-line version of the Lions commentary, and the source code.
  - The v6 source code is also available online through The Unix Heritage Society.

The following are useful to read the original code:

- The PDP11/40 Processor Handbook, Digital Equipment Corporation, 1972.
  - A PDF (made from scanned images, and not text-searchable)
  - · A web-based version that is indexed by instruction name.






Figure 1.1: A kernel and two user processes.

|                              |                     | - ·· F - · · · · · · · · · · · · · · · ·                            |
|------------------------------|---------------------|---|
| int exit(int status)         | Term                | inate the current process; status reported to wait(). No return.    |
| int wait(int *status)        | Wait                | for a child to exit; exit status in *status; returns child PID.     |
| int kill(int pid)            | Term                | inate process PID. Returns 0, or -1 for error.                      |
| int getpid()                 | Retur               | n the current process's PID.  |
| int sleep(int n)             | Pause               | e for n clock ticks.  |
| int exec(char *file, char    | *argv[]) Load       | a file and execute it with arguments; only returns if error.        |
| char *sbrk(int n)            | Grow                | process's memory by n bytes. Returns start of new memory.           |
| int open(char *file, int f   | lags) Open          | a file; flags indicate read/write; returns an fd (file descriptor). |
| int write(int fd, char *b    | uf, int n) Write    | n bytes from buf to file descriptor fd; returns n.                  |
| int read(int fd, char *bu    | f, int n) Read      | n bytes into buf; returns number read; or 0 if end of file.         |
| int close(int fd)            | Relea               | se open file fd.  |
| int dup(int fd)              | Retur               | n a new file descriptor referring to the same file as fd.           |
| <pre>int pipe(int p[])</pre> | Creat               | e a pipe, put read/write file descriptors in p[0] and p[1].         |
| int chdir(char *dir)         | Chan                | ge the current directory.   |
| int mkdir(char *dir)         | Creat               | e a new directory.  |
| int mknod(char *file, in     | t, int) Creat       | e a device file.  |
| int fstat(int fd, struct sta | nt *st) Place       | info about an open file into *st.                                   |
| int stat(char *file, struct  | stat *st) Place     | info about a named file into *st.                                   |
| int link(char *file1, cha    | r *file2) Creat     | e another name (file2) for the file file1.                          |
| int unlink(char *file)       | Remo                | ove a file.   |
| Figure 1.2: Xv6 system       | calls. If not other | erwise stated, these calls return 0 for no error, and -1 if         |

Create a process, return child's PID.

Description

System call

there's an error.

int fork()








Figure 10-1. Invoking a system call


# Memoria Fisica














# **Context Switch**





Memoria virtual en user space








Memoria virtual en kernel space












**Figure 6-1:** Typical memory layout of a process on Linux/x86-32

# Vulnerabilidad Meltdown y su mitigación





Meltdown: <a href="https://medium.com/@mattklein123/meltdown-spectre-explained-6bc8634cc0c2">https://medium.com/@mattklein123/meltdown-spectre-explained-6bc8634cc0c2</a> KPTS: <a href="https://en.wikipedia.org/wiki/Kernel\_page-table\_isolation">https://en.wikipedia.org/wiki/Kernel\_page-table\_isolation</a>