

1992

A current mode feedback operational amplifier design using complementary bipolar technology

John W. Pierdomenico
Lehigh University

Follow this and additional works at: <http://preserve.lehigh.edu/etd>

Recommended Citation

Pierdomenico, John W., "A current mode feedback operational amplifier design using complementary bipolar technology" (1992). *Theses and Dissertations*. Paper 45.

This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.

AUTHOR:

Peirdomenico, John W.

TITLE:

**A Current Mode Feedback
Operational Amplifier Design
Using Complementary
Bipolar Technology**

DATE: May 31, 1992

A CURRENT MODE FEEDBACK
OPERATIONAL AMPLIFIER DESIGN
USING COMPLEMENTARY BIPOLAR TECHNOLOGY

by

John W. Pierdomenico

A Thesis

Presented to the Graduate Committee

of Lehigh University

in Candidacy for the Degree of

L
Master of Science

in

Electrical Engineering

June 1992

Approval

This thesis is accepted and approved in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering.

5/12/92
Date

Professor in Charge

CSEE Department Chairman

ACKNOWLEDGEMENT

I would like to express my appreciation for the guidance and support received from my advisor Dr. Douglas Frey. I also would like to thank my supervisors at AT&T, Bill Ballamy and Steve Parks, for their continued support of my graduate studies. Special thanks goes to Ico Koullias for his assistance in many of the mathematical derivations. Additional thanks go to my many office mates at AT&T who have shared and supported the many hours consumed in completing my coursework.

I dedicate this thesis to my wife, Doreen. Her love, support and patience during the past three years have afforded me the opportunity to obtain what would otherwise be unobtainable.

TABLE OF CONTENTS

Title Page	i
Certificate of Approval	ii
Acknowledgements	iii
Table of Contents	iv
List of Figures	vi
Abstract	1
Chapter 1. General Information	2
1.1 Introduction	2
1.2 Voltage Feedback Design	4
1.2.1 Closed Loop Frequency Response	4
1.2.2 Slew Rate	9
1.3 Current Feedback Design	12
1.3.1 Closed Loop Frequency Response	12
1.3.2 Slew Rate	16
Chapter 2. Input Buffer Considerations	20
2.1 Introduction	20
2.2 Input Buffer Design #1	27

2.3	Input Buffer Design #2	29
2.4	Input Buffer Design #3	31
2.5	Input Buffer Design #4	34
Chapter 3.	Circuit Design	37
3.1	Introduction	37
3.2	DC Analysis	39
3.2.1	Bias Circuitry	39
3.2.2	Input Buffer	48
3.2.3	Transimpedance Gain Stage	61
3.2.4	Output Stage	64
3.3	AC Analysis	67
3.3.1	Gain Bandwidth	67
3.3.2	Slew Rate	69
Chapter 4.	Simulation Results	73
Conclusion		88
Appendix I	DC Operating Point	90
Appendix II	Complimentary Bipolar Technology	97
Vita		111
Bibliography		112

List of Figures

<u>Figure #</u>	<u>Figure Title</u>	
1	Ideal voltage feedback op amp	5
2	Voltage feedback op amp in non-inverting configuration	5
3	Loop gain calculation circuit	7
4	Frequency response of voltage feedback op amp	9
5	Simplified slew model of a voltage feedback op amp	11
6	Ideal current mode feedback op amp	12
7	Current mode feedback op amp in non-inverting configuration	13
8	Frequency response of current mode feedback op amp	16
9	Block level schematic of current mode feedback op amp	20
10	Simplified circuit schematic of current mode feedback op amp	21
11	Current mode feedback op amp with non-ideal input buffer	23
12	Closed loop frequency response vs. closed loop gain	26
13	Input buffer diagram #1	27
14	Input buffer diagram #2	29
15	Input buffer diagram #3	31
16	Input buffer diagram #4	34
17	Current mode feedback op amp design	38

18	Current mirror with beta helper	40
19	Wilson current mirror	40
20	Small signal hybrid pi model of Q3	43
21	Small signal model of Wilson source	45
22	Final bias circuitry	48
23	Input buffer	49
24	Small signal model of the input buffer	56
25	Small signal model of top half of input buffer	57
26	Circuit for non-inverting input bias current calculation	60
27	Transimpedance gain stage	62
28	Output stage	65
29	Bn20 small signal model	66
30	Current mode feedback op amp design	76
31	Current mode feedback op amp gain and phase response	77
32	Current mode feedback op amp pulse response	78
33	Current mode feedback op amp output voltage swing	79
34	Current mode feedback op amp output current drive	80
35	Current mode feedback op amp transimpedance gain	81
36	Current mode feedback op amp transimpedance phase	82
37	Current mode feedback op amp with input buffer #1 frequency response	83

38	Current mode feedback op amp with input buffer #1 pulse response	84
39	Current mode feedback op amp with input buffer #2 frequency response	85
40	Current mode feedback op amp with input buffer #2 pulse response	86
41	Current mode feedback op amp market comparison	87
42	CBIC transistor cross section	99
43	Transistor electrical characteristics	101
44	Typical unity gain frequency response	102
45	Typical current gain characteristics	103
46	Typical output voltage characteristics	104
47	Typical current vs. saturation voltage	105
48	Typical current vs. voltage characteristics	106
49	Typical collector breakdown characteristics	107

ABSTRACT

A wideband current mode feedback operational amplifier has been designed using a complimentary bipolar integrated circuit technology. A novel input buffer has been used in the design that obtains an input dynamic range of $\pm 3V$, has reduced output impedance for superior speed performance, and has a low offset voltage. The op amp has a 3dB gain bandwidth of nearly 350Mhz and a slew rate of about 1500V/us. The nominal input offset voltage is about -1mV and output voltage swing is $\pm 3V$ driving into a 50 ohm load.

CHAPTER 1

General Introduction

1.1 Introduction

An operational amplifier (op amp) is a device whose output is the multiplication of its internal gain times the differential voltage applied to its inputs. Its area of initial application was analog computation and instrumentation. It wasn't until the mid 1960's and the invention of the integrated circuit (IC) that the op amp's full versatility was realized. Until that point, op amp's were composed of discrete components, resistors and transistors, and were fairly expensive (in the tens of dollars range). The IC enabled manufacturers of op amps to produce a higher performance part, with superior quality, at an extremely low price (about a dime a piece). Today op amps can be found in circuits whose applications range from simple electronic timing circuits to sophisticated audio equipment.

Traditionally, an ideal op amp has been classified as a differential input, single ended output amplifier with infinite gain, infinite input resistance, and zero output resistance. Since the invention of the first IC, manufacturers of op amps have strived to approximate these

characteristics of an ideal op amp. They are always searching for ways to increase the input impedance, lower the output impedance, offset currents, offset voltages and noise. At the same time, they have been striving to push the bandwidths of the devices higher, and lower the settling-time characteristics. These particular characteristics are especially important in applications such as high speed digital to analog conversion (DAC) buffers, sample and hold (S/H) circuits, automatic test equipment (ATE) pin drivers, and video and IF drivers.

Being a voltage processing device, the traditional op amp has been subject to the speed limitations that arise primarily from stray capacitance of nodes in signal paths and the cutoff frequencies of transistors. In particular, because of stray capacitance at the inputs and outputs of high gain stages, voltage feedback (VFB) op amps suffer from the Miller effect which primarily sets the op amp's 3-dB point.

Current manipulation has always been known to be faster than voltage manipulation. Effects of stray inductance are much lower than stray capacitance and bipolar junction transistors (BJTs) can switch currents faster than voltages. For these reasons, a new mode of op amp design in IC form

has come to light in the past 5 to 10 years. It is known as current feedback (CFB) technology.

For current mode operation, all node voltages remain approximately the same, thus reducing the effect of stray capacitance. However, since the output signal must be in the form of a voltage, some type of current to voltage transfer must take place in the circuit. This is achieved mainly by using circuit stages that do not suffer from the Miller effect, such as common-collector and cascode configurations. To ensure symmetric operation, the PNP and NPN transistors must have comparable characteristics. Traditionally, PNP's have had poor AC characteristics, but with the emergence of complimentary bipolar integrated technology (CBIC), this handicap for the PNP has been nearly eliminated.

To better appreciate the differences between voltage and current feedback op amps, the two are compared side by side below.

1.2 Voltage Feedback Design

1.2.1 Closed Loop Frequency Response

A conceptual diagram of an ideal VFB op amp is shown in Figure 1.




Figure 1
Ideal Voltage Feedback Op Amp

As mentioned previously, the output of the device is expressed as:

$$V_{out} = A(jf) \cdot V_d \quad (1.1)$$

where $A(jf)$, a complex function of frequency, is the open loop gain of the op amp, and V_d is the differential input voltage. If a resistive feedback connection is made as shown in Figure 2




Figure 2
Voltage Feedback Op Amp in Non-Inverting Mode

the differential input voltage, V_d , can now be expressed as

$$V_d = V_{in} - \left[\frac{R_1}{R_1 + R_2} \right] \cdot V_{out} \quad (1.2)$$

If V_d from Eq. (1.2) is substituted for V_d in Eq. (1.1), the following results,

$$V_{out} = A(jf) \cdot \left[V_{in} - \left[\frac{R_1}{R_1 + R_2} \right] \cdot V_{out} \right] \quad (1.3)$$

After some algebra, an expression for the gain (V_{out}/V_{in}) can be realized:

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{1}{T(jf)}} \quad (1.4)$$

where $T(jf)$, the loop gain of the circuit, can be expressed as

$$T(jf) = \frac{A(jf)}{1 + \frac{R_2}{R_1}} \quad (1.5)$$

The loop gain originates from the fact that if the feedback loop is broken as shown in Figure 3, and a test signal, V_x , inserted, the gain of the circuit will be

$$V_{out} = V_x \cdot A(jf) \cdot \frac{R1}{R1 + R2} \quad (1.6)$$




Figure 3
Loop Gain Calculation Circuit

Assuming the open loop gain has a single pole response, $A(jf)$ can be expressed as

$$A(jf) = \frac{A_o}{1 + j \left[\frac{f}{f_{3dB}} \right]} \quad (1.7)$$

where A_o is the dc open loop gain and f_{3dB} is the frequency at which the gain begins to roll off.

Substituting the expression for $A(jf)$ in Eq. (1.7) into Eq. (1.5), $T(jf)$ now becomes

$$T(jf) = \frac{A_o}{\left[1 + j \left[\frac{f}{f_{3dB}} \right] \cdot \left[1 + \frac{R_2}{R_1} \right] \right]} \quad (1.8)$$

Now, substituting the expression for the loop gain in Eq. (1.8) into the expression for the overall gain in Eq. (1.4), doing more algebra, and assuming A_o is much greater than $(1+R_2/R_1)$, a final expression for the gain can now be found

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{j(R_1 + R_2)}{A_o \cdot R_1} \cdot \frac{f}{f_{3dB}}} \quad (1.9)$$

The closed-loop frequency of this circuit can now be extracted from Eq. (1.9)

$$f_{cl} = A_o \cdot \frac{f_{3dB}}{1 + \frac{R_2}{R_1}} \quad (1.10)$$

Eq. (1.10) shows the familiar trade-off that designers face when designing with VFB op amps. As the closed-loop gain, (1

+ $R2/R1$), increases, the frequency response of the device decreases. A graphical representation of Eq. (1.10) is shown in Figure 4.




Figure 4
Frequency Response of Voltage Feedback Op Amp

From Figure 4 it is easy to see that as the gain ($1 + R2/R1$) is increased, the frequency response of the circuit begins to suffer at high frequencies.

1.2.2 Slew Rate

To obtain a better measure of an op amp's dynamic performance, the transient response needs to be characterized. This can be done by examining a phenomena known as slew rate limiting. If an op amp has a response in

the form of Eq. (1.7), it's output can be modeled as an RC network if the device is operated in a unity gain configuration. If a small input voltage, δV_i , is applied, the output, $V_o(t)$, will have the following response

$$V_o(t) = \delta V_i \cdot \left[1 - \exp\left[-\frac{t}{T}\right] \right] \quad (1.11a)$$

with T being expressed as

$$T = \frac{1}{2 \cdot \pi \cdot f_t} \quad (1.11b)$$

where f_t is the unity gain frequency of the op amp.

The rate of change of the output will be greatest at the beginning of transition, at which time it will equal $1/T$ (this can be seen by taking the derivative of Eq. (1.11)).

As the size of the input step increases, so will the rate of change. It will continue to increase until the rate begins to saturate. This is known as the slew rate limiting.

For a better illustration, refer to Figure 5 along with the following explanation.




Figure 5
Simplified slew rate model of VFB op amp

This diagram is typical of VFB op amps. The input stage, a transconductance stage, consists of a differential pair, Q1 and Q2, along with a current mirror, Q3 and Q4. The remaining stages are lumped together and include an integrator block along with a compensation capacitor C. Slew rate limiting occurs when the input stage saturates and all the current available is used to charge or discharge C. If this current is called I, then the slew rate of a VFB op amp will be

$$SR = \frac{I}{C} \quad (1.12)$$

As long as the input voltage step is below the product of SR times T , the circuit will exhibit an exponential response. Otherwise the circuit will slew at a rate consistent with Eq. (1.12). An op amp having an input stage current of $20\mu A$ and a compensation capacitor of $10pF$ will have a slew rate in the single volts per microsecond and settling time in the hundreds of nanoseconds.

1.3 Current Feedback Design

1.3.1 Closed Loop Response

A conceptual diagram of an ideal current feedback op amp is shown in Figure 6.




Figure 6
Ideal Current Feedback Op Amp

The VFB op amp has a high resistance seen at both input terminals and has a voltage open-loop gain. Two obvious differences of the CFB op amp topology are the low inverting

input resistance and that the gain is in ohms (transimpedance). The output of the device is expressed as

$$V_{out} = Z(jf) \cdot I_{in} \quad (1.13)$$

Where $Z(jf)$ is the open loop transimpedance gain of the circuit, a complex function of frequency, and I_{in} is the output current from the input buffer. Figure 7 shows the ideal CFB op amp surrounded by a resistive feedback similar to that shown of the VFB op amp.




Figure 7
Current Feedback Op Amp in Non-Inverting Mode

At the node labeled V_n , an expression for I_{in} can be found

$$I_{in} = \frac{V_{in}}{R_1} + \frac{V_{in} - V_{out}}{R_2} \quad (1.13a)$$

Placing the expression for I_{in} in Eq. (1.13a) into Eq. (1.13) and doing some algebra, an expression for the voltage gain, V_{out}/V_{in} , can be found.

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{1}{T(jf)}} \quad (1.14)$$

Where the loop gain, $T(jf)$ is expressed as

$$T(jf) = \frac{Z(jf)}{R_2} \quad (1.15)$$

Once again, the loop gain, is a measure of how ideal the op amp is. The higher the loop gain, the better the op amp. Now, assuming that the open loop transimpedance gain of the op amp has a single pole response, $Z(jf)$ can be expressed as

$$Z(jf) = \frac{Z_o}{1 + \frac{jf}{f_{3dB}}} \quad (1.16)$$

Where Z_o is the dc transimpedance and f_{3dB} is the frequency at which the gain begins to roll off. Substituting the

expression for $Z(jf)$ in Eq (1.16) into the loop gain of Eq. (1.15), the loop gain is now expressed as:

$$T(jf) = \frac{Z_o}{R_2 \cdot \left[1 + j \left[\frac{f}{f_{3dB}} \right] \right]} \quad (1.17)$$

Substitution of the loop gain expression of Eq. (1.17) into the gain expression of Eq. (1.14), doing some algebra, and assuming that $Z_o \gg R_2$ the final gain can be expressed as

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + j \left[\frac{R_2}{Z_o} \cdot \frac{f}{f_{3dB}} \right]} \quad (1.18)$$

From Eq. (1.18), the expression for the closed loop gain can be acquired.

$$f_{cl} = Z_o \cdot \frac{f_{3dB}}{R_2} \quad (1.19)$$

It is obvious from Eq. (1.19) that once the closed loop frequency is set by R_2 , the gain of the circuit can be set by R_1 without altering the frequency response. This is a major advantage that CFB has over VFB. A graphical

representation of this characteristic can be found in Figure 8.




Figure 8
Frequency Response of Current Feedback Op Amp

However, later it will be shown that second order effects do effect the closed loop frequency response.

1.3.2 Slew Rate

In addition to not having the closed loop frequency response dependent to gain, CFB op amps also have higher slew rates than their voltage feedback counterparts. This arises from the fact that the current available to charge the capacitor, during a ΔV_{in} step, is proportional to the step voltage. This can be seen by rearrangement of Eq. (1.13). The equation is repeated below for convenience

$$I_{in} = \frac{V_{in}}{R_1} - \frac{V_{in} - V_{out}}{R_2} \quad (1.20)$$

If like terms of V_{in} and V_{out} are combined, Eq. (1.20) can be expressed as the following

$$I_{in} = V_{in} \cdot \frac{R_1 + R_2}{R_1 \cdot R_2} - \frac{V_{out}}{R_2} \quad (1.21)$$

From Eq. (1.21), it is easy to see that the feedback signal is in the form of a current. If the slew rate is defined as the ratio of input current to the capacitance, the following analysis can be made. A step voltage δV_{in} will generate an increase in current of

$$\delta I_{in} = \delta V_{in} \cdot \frac{R_1 + R_2}{R_1 \cdot R_2} \quad (1.22)$$

This will be the current available to charge the compensation capacitor C_c . The slew rate can now be defined as

$$SR = \frac{\delta I_{in}}{C_c} \quad (1.23)$$

$$SR = \delta V_{in} \cdot \frac{R_1 + R_2}{R_1 \cdot R_2 \cdot C_c} \quad (1.24)$$

With a little rearrangement of Eq. (1.24), the following definition for slew rate can be realized

$$SR = \frac{V_{out}}{R_2 \cdot C_c} \quad (1.25)$$

It was mentioned earlier that V_{out} is an exponential function having a time constant of

$$T = R_2 \cdot C_c \quad (1.26)$$

A CFB op amp having a capacitance similar to that of the VFB op amp mentioned above, 10pF, and a feedback resistance of 500 ohms will have a slew rate in the hundreds or even thousands of volts per microsecond and have a settling time in the single digit nanoseconds.

It is obvious from the above analysis that the slew rate for a CFB amplifier is not solely dependent on the amount of current being supplied to the input stage as it is for a VFB op amp. This absence of slew rate limiting allows (for not only faster settling times, but also eliminates slew rate nonlinearities. This makes CFB op amps ideal for such applications as video amplifiers and IF/RF signal processing.

If a designer were using an op amp for an application that required a gain of say 10, needed a flat response out

to 300Mhz and a settling time of less than 10ns, it would seem logical that the designer would need a CFB op amp to fit his or her particular application.

CHAPTER 2

Input Buffer Considerations

2.1 Introduction

Before a CFB op amp design is presented, there are three topics that Chapter two will cover. These are: basic operation of a CFB opamp in block level form, the effect that the output resistance of the input buffer has on frequency response, and input offset characteristics of different input buffer designs.




Figure 9
Block Level Schematic of CFB Op Amp




Figure 10
Simplified Circuit Schematic of CFB Op Amp

Figure 9 presents a block diagram of a CFB op amp, while Figure 10 displays a simplified circuit schematic of the op amp. Transistors Q1 through Q4 represent the input buffer with transistors Q1 and Q2 representing its low output impedance. Looking at node Vn, currents can be summed to yield $I_1 - I_2 = I_n$. The current mirror, Q9 through Q11, and its NPN counterpart, Q13 through Q15, mirror this current to the node CC. Node CC is commonly called the gain node. This difference current charges C and

is sent to the output via the output buffer, transistors Q5 through Q8. When the loop is closed, ie a feedback resistor from the output to node Vn and a resistor from Vn to ground, and an external signal is presented to the input creating an imbalance, the input buffer begins to sink or source current in an attempt to balance the inputs. This imbalance is conveyed to the mirrors, charging C, forcing Vout to swing positive or negative. This carries on until the imbalance is nulled through the feedback loop.

Based on the results from models presented in Figures 6 and 7, the closed loop frequency was calculated as

$$f_{cl} = Z_o \cdot \frac{f_{3dB}}{R_2} \quad (2.1)$$

This result is based on the fact that the input buffer of the CFB op amp has zero output resistance. Of course this is not the case and the buffer does have a non-zero output resistance. A new CFB op amp model, including the output resistance of the input buffer, is shown in Figure 11.




Figure 11
CFB Op Amp With Non-ideal Input Buffer

As was presented earlier, the output voltage, V_{out} can be expressed as

$$V_{out} = Z(jf) \cdot I_{in} \quad (2.2)$$

also from Figure 11, I_{in} is expressed as

$$I_{in} = \frac{V_n}{R_1} + \frac{V_n - V_{out}}{R_2} \quad (2.3)$$

A third equation for V_{in} can be written from Figure 11

$$V_n + I_{in} \cdot r_i = V_{in} \quad (2.4)$$

or

$$V_n = V_{in} - I_{in} \cdot r_i \quad (2.5)$$

Substitution of Eq. (2.5) into Eq. (2.3) for V_n gives the following

$$I_{in} = \frac{V_{in} - I_{in} \cdot r_i}{R_1} + \frac{V_{in} - I_{in} \cdot r_i - V_{out}}{R_2} \quad (2.6)$$

After completing some algebra on Eq. (2.6), I_{in} can be found.

$$I_{in} = \frac{V_{in} \cdot (R_1 + R_2) - R_1 \cdot V_{out}}{R_1 \cdot R_2 + R_2 \cdot r_i + R_1 \cdot r_i} \quad (2.7)$$

Substitution of Eq. (2.7) into Eq. (2.1) yields

$$V_{out} = Z_o \cdot \frac{V_{in} \cdot (R_1 + R_2) - R_1 \cdot V_{out}}{R_1 \cdot R_2 + R_2 \cdot r_i + R_1 \cdot r_i} \quad (2.8)$$

After doing some algebra on Eq. (2.8), an expression for the gain, V_{out}/V_{in} can be obtained

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{1}{T(jf)}} \quad (2.9)$$

where $T(jf)$ is

$$T(jf) = \frac{Z(jf)}{R2 + ri \cdot \left[1 + \frac{R2}{R1} \right]} \quad (2.10)$$

Now assuming a single pole response, the transimpedance, $Z(jf)$, can be expressed as

$$Z(jf) = \frac{Zo}{1 + j \left[\frac{f}{f_{3dB}} \right]} \quad (2.11)$$

Substitution of Eq. (2.11) into Eq. (2.10) gives the following expression for the loop gain

$$T(jf) = \frac{Zo}{\left[1 + j \left[\frac{f}{f_{3dB}} \right] \cdot \left[R2 + ri \cdot \left[1 + \frac{R2}{R1} \right] \right] \right]} \quad (2.12)$$

Substitution of Eq. (2.12) into Eq. (2.9), doing some algebra, and assuming the quantity

$$\frac{R2 + Ri \left[1 + \frac{R2}{R1} \right]}{Zo} \quad (2.13)$$

is small, a final expression for the voltage gain can be obtained

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{\left[R_2 + r_i \cdot \left[1 + \frac{R_2}{R_1} \right] \right] \cdot \left[1 + \frac{jf}{f_{3dB}} \right]}{Z_o}} \quad (2.14)$$

From Eq. (2.14) the closed loop frequency, f_{cl} , is

$$f_{cl} = \frac{Z_o \cdot f_{3dB}}{R_2 + r_i \cdot \left[1 + \frac{R_2}{R_1} \right]} \quad (2.15)$$

A graphical representation of the closed loop frequency is shown in Figure 12.




Figure 12
Closed Loop Frequency Response vs. Closed Loop Gain

From both Eq. (2.15) and Figure 12, the effect that the output resistance from the input buffer has on the frequency

response is evident. When designing an input buffer to be used for a CFB op amp, the designer must take this output resistance into account because as the closed loop gain gets higher, say to about 10, this output resistance starts to affect the circuit's AC performance. In addition to the output resistance, it is desirable that the input buffer have a low input offset voltage, V_{io} . Of course, the lower V_{io} the better.

2.2 Input Buffer Design #1

The basic input buffer is shown in Figure 13




Figure 13
Input Buffer Diagram #1

The Vos calculation for the buffer in Figure 13 is as follows

$$V_{os} - V_{be4} + V_{be8} = 0 \quad (2.16)$$

$$V_{os} + V_{be5} - V_{be7} = 0 \quad (2.17)$$

noting that Eq. (2.16) and Eq. (2.17) sum to zero, the following can be obtained

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \left[\ln \left[\frac{I_n}{I_{s4}} \right] + \ln \left[\frac{I_{c7}}{I_{s7}} \right] + \ln \left[\frac{I_p}{I_{s5}} \right] + \ln \left[\frac{I_{c8}}{I_{s8}} \right] \right] \quad (2.18)$$

letting $I_{sx} = J_s \cdot A_x$ Eq. (2.18) can be expressed as

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \left[\ln \left[\frac{I_n}{J_{sn} \cdot A_4} \right] + \ln \left[\frac{I_{c7}}{J_{sn} \cdot A_7} \right] + \ln \left[\frac{I_p}{J_{sp} \cdot A_5} \right] + \ln \left[\frac{I_{c8}}{J_{sp} \cdot A_8} \right] \right] \quad (2.19)$$

combining terms in Eq. (2.19) gives the follow expression for offset voltage

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{I_n}{I_p} \right] + V_t \cdot \ln \left[\frac{j_{sp}}{j_{sn}} \right] + \frac{1}{2} \cdot \ln \left[\frac{A_5 \cdot A_8}{A_4 \cdot A_7} \right] \quad (2.20)$$

From the above analysis, the offset voltage for the configuration in Figure 13 is dependant upon mismatches between NPN and PNP Vbes. Clearly from Eq. (2.20) the main contributor of offset is from the second term. Based on the

technology being used for this design, the offset can vary by as much as $\pm 20\text{mv}$.

2.3 Input Buffer Design #2

To help reduce the offset from the circuit in Figure 13, the circuit in Figure 14 is sometimes used. This circuit places diodes in series with all emitter followers in order to combat the offset problem.




Figure 14
Input Buffer Diagram #2

Following similar analysis from the previous example, two equations can be written

$$V_{os} - V_{be1} - V_{be2} + V_{be8} + V_{be7} = 0 \quad (2.21)$$

$$V_{os} + V_{be8} + V_{be4} - V_{be5} - V_{be6} = 0 \quad (2.22)$$

After some algebra and collection of terms, the following offset equation is obtained

$$V_{os} = V_t \cdot \ln \left[\frac{I_n}{I_p} \right] + \frac{V_t}{2} \cdot \ln \left[\frac{A_3 \cdot A_4 \cdot A_7 \cdot A_8}{A_1 \cdot A_2 \cdot A_5 \cdot A_6} \right] \quad (2.23)$$

Comparing Eq. (2.20) to Eq. (2.23), the former is missing the main contributor to offset voltage that exists in the latter. Therefore, by insertion of the diodes, offset is greatly reduced. One problem with the circuit of Figure 14 is that the input voltage swing has been limited by an extra V_{be} on each side of the supply. If operation of the op amp is on a $\pm 5V$ supply, this will probably not be a factor, but, operation on a single 5V supply would be difficult. Additionally, the circuit of Figure 14 has double the output resistance of the circuit in Figure 13. Assuming that the areas of the input transistors, A_1 through A_8 , are matched, the main offset contributor is now with the mismatch in currents I_n and I_p .

2.4 Input Buffer Design #3

One method of attacking both the current mismatch and the input voltage swing limitation is presented in Figure 15.




Figure 15
Input Buffer Diagram #3

Writing two equations around the buffer yields the following

$$V_{os} - V_{be4} + V_{be8} = 0 \quad (2.24)$$

$$V_{os} + V_{be5} - V_{be7} = 0 \quad (2.25)$$

Going through the analysis, collecting terms, and assuming $I_{c7} = I_{c8}$, the following offset voltage equation is obtained

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{I_{c4}}{I_{c5}} \right] + V_t \cdot \ln \left[\frac{j_{sp}}{j_{sn}} \right] + \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{A_5 \cdot A_8}{A_4 \cdot A_7} \right] \quad (2.26)$$

At first glance, Eq. (2.26) looks no better than Eq. (2.20). But one characteristic distinguishing the circuit in Figure 15 to the one in Figure 13, is that the currents, I_{c4} and I_{c5} , in Figure 15, are derived in such a way so that the offset is dependant upon only area matching. The calculation of the currents I_{c4} and I_{c5} is as follows

$$V_{be1} = V_{be6} \quad (2.27)$$

or

$$V_t \cdot \ln \left[\frac{I_{c1}}{j_{sn} \cdot A_1} \right] = V_t \cdot \ln \left[\frac{I_{c6}}{j_{sp} \cdot A_6} \right] \quad (2.28)$$

solving Eq. (2.28) for I_{c6} yields

$$I_{c6} = I_{bias} \cdot \left[\frac{j_{sp} \cdot A_6}{j_{sn} \cdot A_1} \right] \quad (2.29)$$

Eq. (2.29) is presented with the assumption that I_{bias} is approximately equivalent to I_{c1} . Now that I_{c6} is known, I_{c5} is known assuming that the base current into B7 is negligible.

$$I_{c5} = I_{bias} \cdot \left[\frac{j_{sp} \cdot A6}{j_{sn} \cdot A1} \right] \quad (2.30)$$

A similar analysis can be done to solve for I_{c4} yielding

$$I_{c4} = I_{bias} \cdot \left[\frac{j_{sn} \cdot A3}{j_{sp} \cdot A2} \right] \quad (2.31)$$

Placing the expressions for I_{c5} and I_{c4} from Eqs. (2.30 and 2.31) into the expression for offset voltage of Eq. (2.26) yields the following result

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{A1 \cdot A3 \cdot A5 \cdot A8}{A2 \cdot A4 \cdot A6 \cdot A7} \right] \quad (2.32)$$

Clearly from Eq. (2.32), the offset can be set to zero by matching areas A1 through A8. The main consequence of this design is that higher currents must be run through the input stage to ensure that proper operation occurs for all process variations.

2.5 Input Buffer Design #4

The previous three input buffers have shown that by matching PNP transistors against NPN transistors on a one to one basis, the offset voltage can be nullled to an acceptable level, excluding any beta or early voltage effects. The fourth and final buffer to be presented below, Figure 16, does something a little different.




Figure 16
Input Buffer Diagram #4

The circuit of Figure 16 matches four NPN Vbes against one another while the signal is going in one direction, and does

the same for PNP's while the signal traverses through the other path. The offset voltage can be calculated as follows

$$V_{os} - V_{be1} + V_{be2} + V_{be3} - V_{be4} = 0 \quad (2.33)$$

$$V_{os} + V_{be5} - V_{be6} - V_{be7} + V_{be8} = 0 \quad (2.34)$$

Noting that Eq. (2.33) and Eq. (2.34) sum to zero and the definition of a V_{be} , the above two equations can be condensed to the following one

$$\begin{aligned} V_{os} = \frac{1}{2} \cdot V_t \cdot & \left[\ln \left[\frac{I_n}{2 \cdot I_{s1}} \right] - \ln \left[\frac{I_n}{2 \cdot I_{s2}} \right] - \ln \left[\frac{I_n}{(2 \cdot I_{s3})} \right] + \ln \left[\frac{I_{c4}}{2 \cdot I_{s4}} \right] \right. \\ & \left. - \ln \left[\frac{I_p}{2 \cdot I_{s5}} \right] + \ln \left[\frac{I_p}{2 \cdot I_{s6}} \right] + \ln \left[\frac{I_p}{2 \cdot I_{s7}} \right] - \ln \left[\frac{I_{c8}}{2 \cdot I_{s8}} \right] \right] \end{aligned} \quad (2.35)$$

making the following substitution

$$I_{sx} = J_{sx} \cdot A_x \quad (2.36)$$

and combining terms yields the following offset term

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{I_{c4} \cdot I_p \cdot A_2 \cdot A_3 \cdot A_5 \cdot A_8}{I_{c8} \cdot I_n \cdot A_1 \cdot A_4 \cdot A_6 \cdot A_7} \right] \quad (2.37)$$

With $I_{c4}=I_{c8}$ and designing the op amp such that all transistor areas involved, A1 through A8, are equal, and $I_n=I_p$, the offset voltage can be set to zero.

Looking back at the previous four circuits, with the exception of the first one, Figure 13, each has it's own unique tradeoffs. However, since the middle two, Figure 14 and Figure 15, are the most commonly used, the final one, Figure 16, will be the topology used in designing the input buffer for the CFB op amp.

CHAPTER 3

Circuit Design

3.1 Introduction

Chapter two described the operation of a CFB op amp and touched on several architectures for an input buffer design used in a CFB op amp. This chapter presents a CFB op amp design and covers the dc and ac analysis of the amplifier.

The op amp design is shown in Figure 17. Marked out are four sections. Section one is the bias circuitry, section two, the input buffer, section three, the transimpedance gain section, and section four, the output buffer.




Figure 17
CFB Op Amp Design

3.2 DC ANALYSIS

3.2.1 BIAS CIRCUITRY

During the process of arriving at a bias stage, there are several questions that were raised. These were:

- 1) How stable must the current be with process variations?
- 2) How should the current vary over temperature?
- 3) How high must the output resistance be?
- 4) What are the power restraints of the circuit?
- 5) How stable must the current be with power supply variations?

In trying to answer these questions, there were several types of bias stages that were considered. The best answer for questions 1, 2 and 5 was a current derived from a bandgap reference circuit. The bandgap reference would generate a very stable current over both temperature and power supply variations. However, the bandgap reference does generate more power dissipation, and, for this reason, this type of circuitry was not used.

After eliminating the bandgap reference circuitry, the choices narrowed down to some type of basic current mirror with a beta helper, Figure 18, or a modified Wilson current mirror, Figure 19.




Figure 18
Current Mirror with Beta Helper




Figure 19
Modified Wilson Current Mirror

Looking at Figure 18, the goal is to calculate the currents, I_{c3} and I_{c6} . Both depend upon I_{set} which is calculated as follows:

$$I_{set} = \frac{V_{cc} - V_{ee} - V_{be1} - V_{be2} - V_{be4} - V_{be5}}{R_{set}} \quad (3.1)$$

Knowing I_{set} , currents I_{c3} and I_{c6} can now be calculated. The current in the emitter of transistor Q2 is

$$I_{e2} = I_{b1} + I_{b3} \quad (3.2)$$

Noting that $I_b = I_c/B$,

$$I_{e2} = \frac{I_{c1}}{B1} + \frac{I_{c3}}{B3} = \frac{I_{c3} \cdot 2}{B} \quad (3.3)$$

Eqn. (3.3) is arrived at assuming the NPN betas of Q1 and Q3 are equal and noting that $I_{c1} = I_{c3}$ since their V_{be} 's are equivalent. With I_{e2} known, I_{b2} can now be calculated.

$$I_{b2} = \frac{I_{e2}}{B + 1} = \frac{I_{c3} \cdot 2}{B \cdot (B + 1)} \quad (3.4)$$

Now, an equation equating I_{set} to I_{c1} and I_{b2} can be written

$$I_{set} = I_{b2} + I_{c1} \quad (3.5)$$

$$I_{set} = \left[I_{c3} \cdot \frac{2}{B \cdot (B + 1)} + I_{c3} \right] \quad (3.6)$$

After completing some algebra, $I_{c3}(I_{set})$ can be found

$$I_{c3} = I_{set} \cdot \frac{B_n^2 + B_n}{B_n^2 + B_n + 2} \quad (3.7)$$

where B_n is the NPN beta.

The equation for the current I_{c6} is identical to Eqn. (3.7) except that B_n is switched with B_p , the PNP beta. For comparison, to the Wilson mirror later on, a NPN beta of 100 and a PNP beta of 40, currents I_{c3} and I_{c6} are as follows:

$$I_{c6} = 0.9998 * I_{set} \quad (3.8)$$

$$I_{c3} = 0.998 * I_{set} \quad (3.9)$$

To calculate the output resistance of the mirror, the small signal hybrid pi model of transistor Q3 is shown in Figure 20.




Figure 20
Small Signal Hybrid Pi Model of Q3

It is obvious that from Figure 20, the output resistance of the mirror is r_o .

Another important characteristic of the mirror is the percentage change in current with change in a power supply. If v_{cc} changes by 10%, how does I_{set} change? This can be found by replacing V_{cc} in Eqn. (3.1) with $1.1 \cdot V_{cc}$. The result is a 7% change in the I_{set} current.

Looking at Figure 19, the currents I_n and I_p are found in a similar way as I_{c3} and I_{c6} in the simple mirror. These currents are:

$$I_n = I_{set} \cdot \frac{\frac{2}{B_n} + 2 \cdot B_n}{\frac{2}{B_n} + 2 \cdot B_n + 2} \quad (3.10)$$

$$I_p = I_{set} \cdot \frac{B_p^2 + 2 \cdot B_p}{B_p^2 + 2 \cdot B_p + 2} \quad (3.11)$$

The equations for I_n and I_p are very similar to those calculated for I_1 and I_2 in the simple mirror. Each is accurate to better than 1% of I_{set} . Each has a 7% change in value for a 10% change in a supply. The difference is that the output resistance of the Wilson is about a factor of $B/2$ greater than the simple mirror. This can be arrived at by looking at the small signal model of the Wilson in Figure 21.

Figure 21a shows the full model. Figure 21b shows the simplified model noting that the resistance $1/g_{m2}$ is much smaller than r_{p1} . Figure 21c shows the final model used to calculate the output resistance.






Figure 21
Small Signal Model of Wilson Source

From Figure 21c, two independent equations can be written:

$$I_x = V_a \cdot g_{m2} + \frac{V_a - V_b}{r_{p3}} \quad (3.12)$$

$$0 = \frac{V_b - V_a}{r_{p3}} + \frac{V_b}{r_{o1}} + g_{m1} \cdot V_a \quad (3.13)$$

rearrangement of Eqn. (3.12) and (3.13) yields

$$V_a \cdot (r_{p3} \cdot g_{m2} + 1) - V_b = r_{p3} \cdot I_x \quad (3.14)$$

$$V_a \cdot (g_{m1} \cdot r_{o1} \cdot r_{p3} - r_{o1}) + V_b \cdot (r_{o1} + r_{p3}) = 0 \quad (3.15)$$

Eqn. (3.14) and Eqn. (3.15) can be solved for V_a and V_b .

Once V_a and V_b are known, Figure 21b can be used to find the final output resistance. From Figure 21b, the test voltage measured, V_x , is

$$V_x = V_a + I_1 \cdot r_{o3} \quad (3.17)$$

where

$$I_1 = I_x - g_{m3} \cdot (V_b - V_a) \quad (3.18)$$

making all the proper substitutions in Eqn. (3.17) for V_a , V_b , and I_1 , the output resistance, R_{out} , is found to be

$$R_{out} = \frac{r_{o3} \cdot g_{m3} \cdot g_{m1} \cdot r_{p3} \cdot r_{o1} + r_{o3} \cdot g_{m3} \cdot r_{p3}}{g_{m2} \cdot r_{o1} + g_{m2} \cdot r_{p3} + g_{m1} \cdot r_{o1} + 1} \quad (3.19)$$

where

r_o - output resistance of an individual transistor = V_a/I_c

g_m - transconductance of an individual transistor = I_c/v_t

r_p - the resistance R_{pi} of an individual transistor = $B \cdot v_t/I_c$

If it is assumed that all of the I_c 's are equal, Eqn. (3.19) reduces to

$$R_{out} = \frac{\left[g_m^2 \cdot r_p \cdot r_o + g_m \cdot r_p \right] \cdot r_o}{g_m \cdot (2 \cdot r_o + r_o)} \quad (3.20)$$

some further simplification of Eqn. (3.20) yields the familiar result

$$R_{out} = \frac{B \cdot r_o}{2} \quad (3.21)$$

With everything else being equal, the main difference between the two mirrors, is that the Wilson has a much larger output resistance than the basic mirror. It is for this reason that the Wilson was chosen as a bias for the CFB amplifier. The final bias circuitry, with emitter

degeneration, is shown in Figure 22. The resistors in the emitters tend to limit the variation of current on changes of V_{be} . A computer simulation of the bias circuitry is presented in Chapter four.




Figure 22
Final Bias Circuitry

3.2.2 INPUT BUFFER

Figure 23 breaks out the input buffer for analysis purposes.




Figure 23
Input Buffer

Eqn. (2.37) from Chapter 2 established the offset voltage for this buffer as

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{I_{c4} \cdot I_p \cdot A_2 \cdot A_3 \cdot A_5 \cdot A_8}{I_{c8} \cdot I_n \cdot A_1 \cdot A_4 \cdot A_6 \cdot A_7} \right] \quad (3.22)$$

The statement was made that the nominal offset voltage could be set to zero if the areas, A1 through A8, were equal, I_{c4} was equal to I_{c8} , and $I_n = I_p$. The first two assumptions

will be fairly accurate if all transistors are located in close proximity. However, because of the fact that a PNP transistor has a lower beta than a NPN transistor, the currents I_n and I_p are not equal. This will have some affect on the offset voltage of the buffer. Also in the previous offset calculation, it was assumed that I_n and I_p split equally between both sides of the diff pairs, this too, is not entirely accurate. Due to finite beta's, the currents I_n and I_p will split unequally.

Following a similar analysis as in Chapter 2, V_{os} can be expressed as

$$V_{os} = \frac{1}{2} (V_{be1} - V_{be2} - V_{be3} + V_{be4} - V_{be5} + V_{be6} + V_{be7} - V_{be8}) \quad (3.23)$$

Breaking this down further yields

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \left[\ln \left[\frac{I_{c1}}{I_{s1}} \right] - \ln \left[\frac{I_{c2}}{I_{s2}} \right] - \ln \left[\frac{I_{c3}}{I_{s3}} \right] + \ln \left[\frac{I_{c4}}{I_{s4}} \right] - \ln \left[\frac{I_{c5}}{I_{s5}} \right] + \ln \left[\frac{I_{c6}}{I_{s6}} \right] + \ln \left[\frac{I_{c7}}{I_{s7}} \right] - \ln \left[\frac{I_{c8}}{I_{s8}} \right] \right] \quad (3.24)$$

Now, instead of assuming that currents $I_n/2$ and $I_p/2$ flow through both sides, the following can be said:

$$I_{c9} = \frac{I_{c1}}{1 + \left[\frac{2}{\frac{2}{B_p} + B_p} \right]} \quad (3.25)$$

Eqn. (3.25) is obtained from an analysis of the Qa/Qb mirror in a similar manner as was done in analyzing the bias circuitry. Looking back at Figure 23, the following can be written:

$$I_{c3} = I_{c9} - I_{b3} - I_{b4} \quad (3.26)$$

noting that $I_{b3} = I_{c3}/B_n$, Eqn. (3.26) can be solved for I_{c3}

$$I_{c3} = \left[\frac{I_{c1}}{1 + \frac{2}{\frac{2}{B_p} + B_p}} \cdot \frac{B_n}{B_n + 1} - I_{b4} \right] \quad (3.27)$$

also

$$I_{e3} = I_{c3} \cdot \frac{B_n + 1}{B_n} \quad (3.28)$$

$$I_{c2} = I_{e3} - I_{b2} = I_{e3} - \frac{I_{c2}}{B_n} \quad (3.29)$$

After solving Eqn. (3.29) for I_{c2} it is seen that $I_{c2} = I_{c3}$. Further analyzing Figure 23 shows:

$$I_n = I_{e1} + I_{e2} \quad (3.30)$$

$$I_{e1} = \frac{B_n + 1}{B_n} \cdot I_{c1} \quad (3.31)$$

$$I_{e2} = \frac{B_n + 1}{B_n} \cdot I_{c2} \quad (3.32)$$

$$I_{e2} = \frac{I_{c1}}{1 + \frac{2}{B_p + B_p}} - I_{b4} \quad (3.33)$$

Ignoring I_{b4} from Eqn. (3.33) and substituting Eqn. (3.33) and Eqn. (3.31) into Eqn. (3.30), $I_{c1}(I_n)$ can now be accurately found:

$$I_{c1} = \frac{I_n}{\frac{B_n + 1}{B_n} + \frac{2}{B_p + B_p + 2}} \quad (3.34)$$

A similar analysis can be completed on the bottom half of the buffer to find I_{c5} . Once I_{c5} and I_{c1} are found in terms of I_p and I_n , the rest of the currents can be found. With a B_n of 121 and B_p of 40 (nominal for the process used) I_{c1} , I_{c2} , I_{c3} , I_{c5} , I_{c6} , I_{c7} are as follows

$$I_n = 0.3786 \text{ mA}$$

$$I_p = 0.3782 \text{ mA}$$

$$I_{c1} = 0.1886 \text{ mA}$$

$$I_{c2} = I_{c3} = 0.1868 \text{ mA}$$

$$I_{c5} = 0.1867 \text{ mA}$$

$$I_{c6} = I_{c7} = 0.18219 \text{ mA}$$

The currents I_{c4} and I_{c8} , which can be assumed equivalent, can be found by writing the following equation

$$\begin{aligned} V_{be4} + V_{be8} &= V_{be2} + V_{be3} + V_{be6} + V_{be7} \\ &- V_{be1} - V_{be5} \end{aligned} \quad (3.35)$$

Eqn. (3.35) can be expanded to

$$\ln \left[\frac{I_{c4} \cdot I_{c8}}{A_4 \cdot A_8} \right] = \ln \left[\frac{I_{c2} \cdot I_{c3} \cdot I_{c6} \cdot I_{c7} \cdot A_1 \cdot A_5}{I_{c1} \cdot I_{c5} \cdot A_2 \cdot A_3 \cdot A_6 \cdot A_7} \right] \quad (3.36)$$

When Eqn. (3.36) is solved for $I = I_{c4} = I_{c8}$, the result is

$$I_{c4} = I_{c8} = 0.30288 \text{ mA}$$

Now if the above current values are placed into Eqn. (3.22) an offset can be calculated, but it is still not entirely correct. The effect of early voltage has still not been considered. With matching areas, Eqn. (3.22) can be written as follows:

$$V_{os} = \frac{1}{2} \cdot V_t \cdot \ln \left[\frac{I_{c1} \cdot I_{c4} \cdot I_{c6} \cdot I_{c7}}{I_{c2} \cdot I_{c3} \cdot I_{c5} \cdot I_{c8}} \right] \quad (3.37)$$

To take early voltage into account, the following substitution will be made in Eqn. (3.37)

$$I_{cx} = I_{cx0} \cdot \left[1 + \frac{V_{cex}}{V_a} \right] \quad (3.38)$$

where I_{cx} stands for the current in question and I_{cx0} is the current not taking into account early voltage.

The following V_{ce} 's can be approximated from the circuit in Figure 17 with no input voltage applied:

$$\begin{aligned} V_{ce1} &= 4.3 \text{ V} \\ V_{ce4} &= 3.6 \text{ V} \\ V_{ce6} &= V_{ce7} = 0.75 \text{ V} \\ V_{ce5} &= 4.3 \text{ V} \\ V_{ce8} &= 3.6 \text{ V} \\ V_{ce2} &= V_{ce3} = 0.75 \text{ V} \end{aligned}$$

Placing these V_{ce} values into Eqn. (3.38) and placing those values into Eqn. (3.37) a more accurate offset voltage can be calculated.

$$V_{os} = -1.32 \text{ mV}$$

Please note that this value does not take into account the area mismatch between adjacent transistors and a detailed

statistical analysis must be done to further quantify the offset voltage. Once again, with the transistors placed in close proximity of one another, the area mismatch can be made minimized. Therefore, extreme care must be taken when laying out the input buffer of the CFB op amp.

Eqns. (3.37 & 3.38) can be used to calculate the power supply rejection ratio (PSRR) and common mode rejection ratio (CMRR) of the amplifier. A 10% increase in V_{cc} changes the offset voltage to -2.64 mV. With this change, the PSRR can be calculated as

$$PSRR = 20 \cdot \log \left[\frac{\delta V_{cc}}{\delta V_{io}} \right] \quad (3.39)$$

The PSRR of the amplifier comes to 51.6 dB. In a similar fashion, the CMRR calculates to 50.4 dB.

The next step in analyzing the input buffer is to calculate its input and output resistance along with its input bias current. A small signal model of the buffer can be found in Figure 24




Figure 24
Small Signal Model of the Input Buffer

Only the critical areas needed to make the calculation are drawn. For simplicity in calculating the resistance, superposition will be used on the top section and similar analysis followed through on the bottom section. The top section only is shown in Figure 25.




Figure 25
Small Signal Model of Top half of Buffer

By inspection, the input resistance of the top half of the input buffer is

$$R_{intop} = r_{p1} + (B_n + 1) * (2/g_m + (r_{omp} // (r_{p4} + (B_n + 1) * (2 * R_{gnd} // 2 * R_{fb}))) \quad (3.40a)$$

$$R_{inbot} = r_{p5} + (B_p + 1) * (2/g_m + (r_{omn} // (r_{p8} + (B_p + 1) * (2 * R_{gnd} // 2 * R_{fb}))) \quad (3.40b)$$

Please note that the $2/g_m$ term models the resistance of the diodes Q2 and Q3 and since it was shown earlier that their currents were equal, the two were combined to get $2/g_m$.

From earlier analysis the following was obtained,

$$I_{c1} = 0.1886 \text{ mA}$$

$$I_{c2} = I_{c3} = 0.1868 \text{ mA}$$

Noting that $B_n=120$ for the process and V_t , the thermal voltage, is 25.4 mV at room temperature, r_{p1} and r_{p2} can be calculated

$$r_{px} = B_x \cdot \frac{V_t}{I_{cx}} \quad (3.41)$$

r_{p1} and r_{p2} can be calculated as 16,161 ohms and 16,317 ohms respectively. Also, g_m , the transistor transconductance, is defined as

$$G_m = \frac{I_c}{V_t} \quad (3.42)$$

From the above, g_m is 0.00735 mhos.

Placing all the correct values in their proper places in Eqn. (3.41) yields the following

$$R_{intop} = 4.230 \text{ Mohms}$$

A similar analysis on the bottom section of the buffer yields

$$R_{inbot} = 406,782 \text{ ohms}$$

The input resistance of the buffer will be the parallel combination of R_{intop} and R_{inbot} . When this is done, the total input resistance of the input buffer is

$$R_{intotal} = 370,964 \text{ ohms}$$

Referring back to Figure 24, the output resistance of the buffer can be calculated by superposition. By inspection, the output resistance of the top half of the output buffer is

$$R_{outtop} = \frac{\frac{R_{p1}}{B_n + 1} + \frac{2}{g_m} + R_{p4}}{B_n + 1} \quad (3.43a)$$

$$R_{outbot} = \frac{\frac{R_{p5}}{B_p + 1} + \frac{2}{g_m} + R_{p8}}{B_p + 1} \quad (3.43b)$$

Completing the analysis yields the total output resistance as

$$R_{outtotal} = 27.43 \text{ ohms}$$

for one of the sample buffers, it is easy to see how the output resistance would double.

Figure 26 shows the circuit used to calculate the non-inverting input bias current of the op amp.




Figure 26
Circuit for Non-Inv Bias Current

Noting the directions of the currents, the following equation can be written

$$I_{ni} = I_{bn} - I_{bp} \quad (3.44)$$

From an earlier analysis, $I_{bn} = I_{c1} = 0.1886 \text{ mA}$ and $I_{bp} = I_{c5} = 0.1867 \text{ mA}$. Completing the equation yields

$$I_{ni} = -3.09 \text{ uA}$$

the negative sign means that the current is flowing out of the node into the signal source. Although the inverting bias current can be calculated in the same manner, it is difficult to put a number on this value. As was mentioned in Chapter two, the inverting node is always getting the feedback current and because of this, the current varies.

3.2.3 Transimpedance Gain Stage

The transimpedance gain stage can be found in Figure 27.




Figure 27
Transimpedance Gain Stage

Although the stage is relatively simple, two Wilson current mirrors, it is the most important section of the amplifier. Its function is to mirror the difference current at the inverting node of the amplifier to the input of the output buffer as quickly as possible. The fewer transistors the current has to travel through, the faster the amplifier.

There are only two necessary DC calculations that need to be made in order to fully understand this section, the currents in transistors Bp14 and Bn17, and the output resistance of the two mirrors. Ic14 can be found by writing the following loop equation

$$V_{b13} + I_{13} \cdot R_3 = I_{14} \cdot R_4 + V_{be14} \quad (3.45)$$

rearranging yields

$$V_t \cdot \ln \left[\frac{I_{13} \cdot A_{14}}{I_{14} \cdot A_{13}} \right] + I_{13} \cdot R_3 - I_{14} \cdot R_4 = 0 \quad (3.46)$$

the current I14 solves out to

$$I_{14} = 0.384 \text{ mA}$$

similarly, the current I17 solves out to

$$I_{17} = 0.384 \text{ mA}$$

The output resistance of both mirrors, as was shown earlier is

$$R_{out} = \frac{B \cdot r_o}{2} \quad (3.47)$$

The NPN output resistance is 4.2 Mohm while the PNP is 573 Kohm. These two numbers will become more important later when the DC transimpdance gain is calculated.

The equivalent resistance of the gain node is simply the parallel combination of both the NPN (Bn16, Bn17 & Bn18) and PNP (Bp13, Bp14 & Bp15) current mirrors, and the resistance looking into the bases of Bn20 and Bp21. The first two resistances are already known:

NPN mirror $R = 4.2 \text{ Mohm}$

PNP mirror $R = 573 \text{ Kohm}$

The resistance looking into the output stage will be approximated by the resistance seen going in any one particular direction. The output stage input resistance is calculated below.

3.2.4 Output Stage

The currents in transistors Bn23 and Bp24 can be calculated by looking at the circuit of Figure 28.




Figure 28
Output Stage

A loop equation can be written as follows

$$V_{be23} + V_{be24} = IR + V_{be21} + V_{be20} \quad (3.48)$$

As was done previously, the currents I_{c23} and I_{c24} are equivalent and can be calculated from Eqn. (3.48)

$$I_{c23} = I_{c24} = 4.93 \text{ mA}$$

The output voltage swing for this circuit is limited by the BVCEX of the transistors. CBICV has a BVCEX of 8V minimum and as a result, the output voltage swing is limited to +/- 3V when the circuit is operated at +/- 5V supplies.

The input resistance of the output stage is important for calculating the transimpedance 3-dB point. This resistance is in parallel with the output resistances of Bp15 and Bn18. A small signal model of one side of the output stage is shown in Figure 29. Only one side is used for the calculation since only one side will be conducting during a signal swing.




Figure 29
Bn20 Small Signal Model

By inspection, this resistance is

$$R_{in} = R_{p20} + (B_n + 1) \cdot ((B_p + 1) \cdot R_1 + R_{p24}) \quad (3.49)$$

Noting that $I_{c23}=I_{c24}=4.93\text{mA}$, $B_n=120$ and $B_p=43$, the input resistance of the output stages is

$$R_{inout} = 520.3 \text{ Kohm}$$

The effective resistance as seen by the gain node is the parallel resistance of R_{inout} , R_{out15} and R_{out18} is

$$R_{gain} = 268.3 \text{ Kohm}$$

This number will be used in the AC calculation section for the transimpedance 3-dB calculation.

3.3 AC Analysis

3.3.1 Gain Bandwidth

To calculate the gain bandwidth, or 3-dB point, of the amplifier, the effective capacitance of the gain node needs to be calculated. Once this is known, the transimpedance 3-dB point is defined as

$$f_{3dB} = \frac{1}{2 \cdot \pi \cdot C_g \cdot R_g} \quad (3.50)$$

where R_g and C_g are the effective resistance and capacitance of the gain node.

With R_g already known, the tricky part is to now calculate the equivalent capacitance of the gain node by looking back at the circuit of Figure 27. The effective capacitance of the gain node is as follows

$$C_g = C_{\mu 15} + C_{cs15} + C_{\mu 18} + C_{cs18} + C_{\mu 20} + C_{\mu 21} + 2 \cdot C \quad (3.51)$$

The values of these capacitors with no bias applied can be found in Appendix II, but some additional calculations need to be completed to obtain proper values. The general capacitance calculation is as follows

$$C = \frac{C_o}{\left[1 + \frac{V_j}{a} \right]^b} \quad (3.52)$$

where V_j is the voltage across the junction and a and b are coefficients found in Appendix II.

Each capacitance is as follows:

$$\begin{aligned} C_{\mu 15} &= 0.540 \text{ pF} \\ C_{cs15} &= 0.202 \text{ pF} \\ C_{\mu 18} &= 0.035 \text{ pF} \\ C_{cs18} &= 0.370 \text{ pF} \\ C_{\mu 20} &= 0.030 \text{ pF} \\ C_{\mu 21} &= 0.046 \text{ pF} \\ C &= 0.630 \text{ pF} \end{aligned}$$

The total capacitance of the gain node is

$$C_g = 1.664 \text{ pF}$$

With this value in hand, the transimpedance 3-dB point can now be calculated and is

$$F_{3dB} = 356,517 \text{ Hz}$$

In Chapter 4, the simulated transimpedance 3-dB point was found to be

$$F_{3dbsim} = 365,438 \text{ Hz}$$

3.3.2 Slew Rate

The most important part of the input buffer is its slew rate limiting characteristics. In actuality, there are two slew rate calculations, one for positive pulse waveforms and one for negative pulse waveforms. Looking back at the circuit of Figure 17, the slew rate can be described as the ratio of the amount of current available to charge the Bp9:Bn3 node to the effective capacitance of the gain node calculated earlier. The current, I_{tot} , is broken into two pieces. The first, I_{bias} , is simply the DC bias current of the buffer and is

$$I_{bias} = 0.378 \text{ mA}$$

The second current, I_{ac} , is the $C \, dv/dt$ current generated during the time the incoming signal is changing. The design of the buffer has taken advantage of this current by incorporating capacitors from the output of the buffer to the emitters of Bn1 and Bp5. The current capacitance is

$$C_c = C_{\mu 1} + C_{cs12} + C_{cs9} + C_{cs3} + 2 \cdot C_{\mu 9} + C_{cs2} + 2 \cdot C_{\mu 29} + C_{cs29} + C \quad (3.53)$$

Using the general capacitance formula in Eqn. (3.52) and the coefficients of Appendix II, the capacitances are as follows

$$\begin{aligned} C_{\mu 1} &= 0.032 \text{ pF} \\ C_{cs12} &= 0.163 \text{ pF} \\ C_{cs9} &= 0.190 \text{ pF} \\ C_{cs3} &= 0.034 \text{ pF} \\ C_{\mu 9} &= 0.053 \text{ pF} \\ C_{cs2} &= 0.036 \text{ pF} \\ C_{\mu 29} &= 0.038 \text{ pF} \\ C_{cs29} &= 0.039 \text{ pF} \\ C &= 0.300 \text{ pF} \end{aligned}$$

The total capacitance is 0.976 pF.

To calculate the current, dv/dt must be known. For simulation purposes, a 4000V/us waveform was introduced at the input. However, parasitics were added to model the package, an 8-pin plastic dip, and the waveform reaching the part was actually about 1650V/us. Using 1650V/us, the current I_2 , calculates to

$$I_2 = 1.59 \text{ mA}$$

The total charging current is now

$$I_{\text{tot}} = 1.973 \text{ ma}$$

The slew rate is defined as

$$SR = \frac{I_{\text{tot}}}{C_g} \quad (3.54)$$

Placing in the appropriate numbers, the positive slew calculates to

$$+SR = 1185 \text{ V/us}$$

Simulation results showed a positive slew rate of 1450 V/us.

In a similar manner the negative slew rate can be calculated, this time focusing on the Bp5, Bp6, Bp7, and Bp8 buffer. Calculations from this buffer determine the negative slew rate as

$$-SR = 1622 \text{ V/us}$$

Simulation results showed a negative slew rate of 1650 V/us.

Looking at the results of the slew rate calculation, two questions arise:

- 1) Why are the simulation results different?
- 2) Why is positive slew rate lower than negative slew rate?

The answer to the first question arises from the fact that only one side of the buffer was considered. To obtain a more accurate number, the AC currents through both buffers need to be considered.

The answer to the second question also comes from a closer look at the AC currents. Each buffer has a different amount of NPN and PNP transistors. For the lower buffer the PNP dominates with a larger parasitic capacitance. This capacitance multiplied by the dv/dt generates a larger AC current.

CHAPTER 4

Simulation Results

Chapter 3 presented the CFB op amp design and derived many of the DC and some of the important AC characteristics. In arriving at many, if not all, of the values, there were many approximations made to simplify the calculations. To fully characterize the amplifiers response, a detailed computer simulation must be completed. With a computer simulation, items such as base currents, early voltages, stray capacitances or even layout parasitics are now taken into consideration. Even case by case simulations taking into account manufacturing variations are made to ensure manufacturability of a particular design.

With all of the above in mind, Chapter 4 presents simply a nominal case simulation so that the reader can check the calculated values of Chapter 3 to the computer model. Chapter 4 also presents a nominal case simulation of CFB op amps encompassing the first two input buffer designs of Chapter 2. This will allow the reader to see how the input buffer used not only obtains a better offset voltage, but is also superior in several other aspects. Finally, this chapter presents a side by side comparison of the CFB op amp designed and Comlinear's CLC409.

For the reader's convenience, the full circuit design is repeated in Figure 30. Following Figure 30 is a printout of the nodal analysis and the transistor operating points. Afterwards is the detailed ADVICE file listing including package parasitics. Since the circuit has not been laid out, layout parasitics are not included. Figure 31 shows both the gain and phase response of the amplifier. From Figure 31, the 3-dB point of the circuit is nearly 350Mhz with a phase margin of about 45 degrees. The slew rate curve is presented in Figure 32 and calculates out to about 1500 V/uS. The main DC characteristic, output voltage swing, is shown in Figure 33, and output current drive in Figure 34. From Figure 34, with a 50 ohm output load, the circuit can drive nearly 70mA nominally. From the DC operating point data, the op amp has a 0.3 mV offset and dissipates 130 mW of power. Figures 35 and 36 present the transimpedance gain and phase of the amplifier. From the graph, the 3-dB point of the transimpedance gain is nearly 330 Khz.

Figures 37 and 38 present the gain and slew rate of a CFB amplifier identical to the design with the exception that the input buffer of Figure 13 used. The 3-dB point of the voltage gain curve is 195 Mhz, slew rate 1100 V/us, offset 10 mV, and power dissipation 110 mW.

Figures 39 and 40 present the gain and slew rate of a CFB amplifier identical to the design with the exception that the input buffer of Figure 14 was used. The 3-dB point of the voltage gain curve is 140 Mhz, slew rate 700 V/us, offset -3.6 mV, and power dissipation 110 mW.

It seems that while the input buffer chosen was strictly for offset voltage reduction, many other performance parameters are improved.

Finally Figure 41 presents a comparison of the CLC409 to the designed op amp.




Figure 30
CFB op amp Design

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 31
CFB Op Amp Gain and Phase Response

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 32
CFB Op Amp Pulse Response

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 33
CFB Op Amp Output Voltage Swing

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP





Figure 34
CFB Output Current Drive

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 35
CFB Op Amp Transimpedance Gain

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 36
CFB Op Amp Transimpedance Phase

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 37
CFB Op Amp with Input Buffer #1 Frequency Response

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 38
CFB Op Amp with Input Buffer #1 Pulse Response

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 39
CFB Op Amp with Input Buffer #2 Frequency Response

ADVICE 2B AS OF 012992 RUN ON 03/16/92 AT 14:41:25 S# 13513
(25.0 DEG C) * Current Mode Feedback Amplifier JWP




Figure 40
CFB Op Amp with Input Buffer #2 Pulse Response

Rfb=500, Rload=100 Av = +6	CFB DESIGN	CLC409
-3dB Bandwidth	350Mhz	350Mhz
Slew Rate	1500V/us	1200V/us
Settling Time 0.1%	7ns	8ns
Overshoot 2V step	< 1%	5%
Harmonic Distortion		
2nd @ 20Mhz	-61dB	-65dB
2nd @ 60Mhz	-51dB	-49dB
3rd @ 20Mhz	-73dB	-72dB
3rd @ 60Mhz	-66dB	-59dB
Input Offset Voltage	-1.3mV	0.5mV
PSRR	52dB	50dB
CMRR	51dB	50dB
Output Voltage Range	+/- 3V	+/- 3.5V
Input Dynamic Range	+/- 3V	+/- 2.2V
Ivcc	13.6mA	13.5mA
Output Current	70mA	70mA

Figure 41
CFB Op Amp Market Comparison

CONCLUSION

In this paper, the concept of current-feedback has been discussed and a current-feedback amplifier design was presented.

Chapter 1 compared voltage-feedback topology to current-feedback topology. Voltage-feedback was found to have a closed-loop frequency response dependant upon the closed-loop gain, and a suppressed slew rate due to the Miller effect. Current-feedback was found not to exhibit a frequency response solely dependant upon closed-loop gain and had a slew rate capability that was orders of magnitude above voltage-feedback.

Chapter 2 presented 4 different input buffer designs for use in a CFB op amp. Buffer 1 was found to have a high offset voltage due to the mismatch in current density in NPN and PNP transistors. Buffer 2 added emitter follower diodes after each transistor to eliminate the deficiency of buffer 1. However, this design now suffered a decreased input dynamic range and poorer frequency response due to the diodes. Buffer 3 presented a means of eliminate the deficiencies of buffer 1 without the repercussions of buffer 2. However, this design suffered from the fact that

increased currents were needed to permit the buffer to function properly in all worst case scenarios. Finally, buffer 4 was presented and was found to not exhibit the deficiencies of the previous three buffers. Buffer 4 was used in the final design of the CFB op amp.

Chapter 3 presented a detailed analysis of the amplifier for the nominal case. Several different biasing schemes were discussed and it was decided to use a dual Wilson mirror because of its high output impedance. Buffer 4 was analyzed in more detail and it was found that the offset, PSRR, and CMRR were dependant upon the early voltage of the devices. Bias currents were calculated for all transistors along with the op amp's 3-dB point and slew rate.

Chapter 4 presented nominal case simulation results using AT&T's ADVICE simulator. Results from the hand analysis were compared to the simulator and were found to be within an acceptable error range.

APPENDIX I: DC Operating Point

* Current Mode Feedback Amplifier JWP
 * Written 1/21/91 J.W. Pierdomenico
 * Diodes added to output stage for breakdown
 * 3/5/92
 * 150fF added for ESD diodes 3/9/92
 *

Bn1	4	1n+	1	8	NV231A01
Bn2	2	2	1	8	NV231A01
Bn3	3	3	2	8	NV231A01
Bn4	14	3	1n-	8	NV231A01 1.67
Bp5	6	1n+	5	7	PV231A01
Bp6	10	10	5	7	PV231A01
Bp7	9	9	10	7	PV231A01
Bp8	15	9	1n-	7	PV231A01 1.67
Bp9	3	4a	12	7	PV231A01
Bn10	6	6a	16	8	NV231A01
Bn11	9	6a	17	8	NV231A01
Bp12	4	4a	11	7	PV231A01
Bp13	14	21	13	7	PV231A01
Bp14	21	21	22	7	PV231A01
Bp15	CCa	14	21	7	PV231A01
Bn16	15	19	18	8	NV231A01
Bn17	19	19	20	8	NV231A01
Bn18	CCb	15	19	8	NV231A01
Bp19	24	21	23	7	PV231A01 1.33
Bn20	25a	CCa	25	8	NV231A01
Bn20a	25b	25b	25a	8	NV231A01
Bn20b	7	7	25b	8	NV231A01
Bp21	24a	CCb	24	7	PV231A01
Bp21a	24b	24b	24a	7	PV231A01
Bp21b	8	8	24b	7	PV231A01
Bn22	25	19	26	8	NV231A01 1.33
Bn23	7	24c	OUT	8	NV663A01 2
Bp24	9	25c	OUT	7	PV693A01 1.33
Bp31	8a	4	4a	7	PV231A01
Bp31a	8b	8b	8a	7	PV231A01
Bp31b	8	8	8b	7	PV231A01
Bn32	7a	6	6a	8	NV231A01
Bn32a	7b	7b	7a	8	NV231A01
Bn32b	7	7	7b	8	NV231A01

* Currents In and Ip
 *

Bp25	29	34	28	7	PV231A01
Bp26	34	34	27	7	PV231A01
Bp27	5	29	34	7	PV231A01
Bn28	30	31	32	8	NV231A01
Bn29	1	30	31	8	NV231A01
Bn30	31	31	33	8	NV231A01
XRset	29	30	7	RVH	{R=18000}
XR11	28	7	7	RVL	{R=200}
XR12	27	7	7	RVL	{R=200}
XR13	32	8	7	RVL	{R=200}
XR14	33	9	7	RVL	{R=200}
* *					
XC2	OUT	14	8	CVC	{C=0.63p}
XC3	OUT	15	8	CVC	{C=0.63p}
XC4	IN-	1	8	CVC	{C=0.3p}
XC5	IN-	5	8	CVC	{C=0.3p}
* *					
XR1	11	7	7	RVL	{R=85}
XR2	12	7	7	RVL	{R=100}
XR3	13	7	7	RVL	{R=400}
XR4	22	7	7	RVL	{R=300}

```

XR5  23  -  -  RVL (R=150)
XR6  16  2  -  RVL (R=100)
XR7  17  3  -  RVL (R=125)
XR8  13  3  -  RVL (R=400)
XR9  20  3  -  RVL (R=300)
XR10 26  3  -  RVL (R=50)
*XR15 25  3  -  RVL (R=10K)
XR16 25  25c -  RVL (R=75)
XR17 24  24c -  RVL (R=75)
XR18 CCA CCB -  RVL (R=75)
*
* Package Parasitics
*
L1  inc+  inb+  2.3n
L2  inb+  ina+  1.9n
L3  ina+  in+   1.4n
C1  inb+  0  0.32p
C2  ina+  0  0.32p
C2a in+   0  0.15p
*
L4  inc-  inb-  2.3n
L5  inb-  ina-  1.9n
L6  ina-  in-   1.4n
C3  inb-  0  0.32p
C4  ina-  0  0.32p
C4a in-   0  0.15p
*
L7  outc  outb  2.3n
L8  outb  outa  1.9n
L9  outa  out   1.4n
C5  outb  0  0.32p
C6  outa  0  0.32p
C6a out   0  0.15p
*
L10 vccc  vccb  2.3n
L11 vccb  vcca  1.9n
L12 vcca  7    1.4n
C7  vccb  0  0.32p
C8  vcca  0  0.32p
C8a 7     0  0.15p
*
L13 veec  veeb  2.3n
L14 veeb  veea  1.9n
L15 veea  8    1.4n
C9  veeb  0  0.32p
C10 veea  0  0.32p
C10a 8    0  0.15p
*
Rin  IND+  INC+  100
VCC  vccc  0    +5V
VEE  veec  0    -5V
*Iin  IND+  0    10u
*Iout OUTC  0    10u
Vin  IND+  0    0V AC 1
*VIN  IND+  0    PULSE(-0.2 0.2 0 0.1n 0.1n 100n 110n)
*VIN  IND+  0    SIN(0 0.333 20Meg 0 0 0)
Rg  INC-  0    100
Rfb OUTC  INC-  500
R1  OUTC  0    100
*
*.tran 1n 200n
.out vin- in- 0;
.out vout out 0;
.out vin in+ 0;
*
.AC DEC 10 10M 10G

```

***** independent voltage source operating points

name	current	voltage	power
VCC	-1.364E-02	5.000	-6.820E-02
VEE	1.366E-02	-5.000	-6.830E-02
VIN	1.321E-06	0.000	0.000E+00

***** node voltages

Node	Voltage	Node	Voltage	Node	Voltage
(0)) 0.00000E+00	(1) -7.29712E-01	(10) -5.88376E-03
(11) 4.98430E+00	(12) 4.97994E+00	(13) 4.81938E+00
(14) 3.27339E+00	(15) -3.29997E+00	(16) -4.98061E+00
(17) -4.97656E+00	(18) -4.82170E+00	(19) -4.06370E+00
(2) 6.11871E-03	(20) -4.82974E+00	(21) 4.04792E+00
(22) 4.82845E+00	(23) 4.83226E+00	(24) 7.68770E-01
(24A) -3.40482E+00	(24B) -4.20241E+00	(24C) 7.64274E-01
(25) -7.88758E-01	(25A) 3.37444E+00	(25B) 4.18722E+00
(25C) -7.77940E-01	(26) -4.86570E+00	(27) 4.92567E+00
(28) 4.92403E+00	(29) 3.39518E+00	(3) 7.41949E-01
(30) -3.41960E+00	(31) -4.17083E+00	(32) -4.92423E+00
(33) -4.92504E+00	(34) 4.15747E+00	(4) 3.59529E+00
(4A) 4.23767E+00	(5) 7.41567E-01	(6) -3.62995E+00
(6A) -4.24566E+00	(7) 5.00000E+00	(7A) 3.75203E+00
(7B) 4.37601E+00	(8) -5.00000E+00	(8A) -3.67388E+00

```

(9B      ) -4.33694E+00 (3      ) -7.83334E-01 (CCA      ) 2.09617E-02
(CCB      ) -2.17742E-02 (IN+    ) 2.32092E-04 (IN-    ) -3.05027E-04
(INA+     ) 2.32092E-04 (INA-    ) -3.05027E-04 (INB+    ) 2.32092E-04
(INB-     ) -3.05027E-04 (INC+    ) 2.32092E-04 (INC-    ) -3.05027E-04
(IND+     ) 0.00000E+00 (OUT    ) -2.02287E-03 (OUTA    ) -2.02287E-03
(OUTB     ) -2.02287E-03 (OUTC    ) -2.02287E-03 (VCCA     ) 5.00000E+00
(VCCB     ) 5.00000E+00 (VCCC     ) 5.00000E+00 (VEEA     ) -5.00000E+00
(VEEB     ) -5.00000E+00 (VEEC     ) -5.00000E+00 (XC2      ) 3.27339E+00
          .4
(XC3      ) -3.29997E+00 (XC4      ) -7.29712E-01 (XC5      ) 7.41567E-01
          .4          .4          .4
(XR1      ) 4.99215E+00 (XR10     ) -4.93285E+00 (XR11     ) 4.96201E+00
          .D          .D          .D
(XR12     ) 4.96283E+00 (XR13     ) -4.96212E+00 (XR14     ) -4.96252E+00
          .D          .D          .D
(XR16     ) -7.83349E-01 (XR17     ) 7.66522E-01 (XR18     ) -4.06286E-04
          .D          .D          .D
(XR2      ) 4.98997E+00 (XR3      ) 4.90969E+00 (XR4      ) 4.91423E+00
          .D          .D          .D
(XR5      ) 4.91613E+00 (XR6      ) -4.99031E+00 (XR7      ) -4.98828E+00
          .D          .D          .D
(XR8      ) -4.91085E+00 (XR9      ) -4.91487E+00 (XRSET     ) -1.22073E-02
          .D          .D          .D

```

***** User-Defined Model NEB1

operating point

name	ib	ic is	vbe vsc	vbc rci-mod	vce	beta	power
BN1	1.319E-06	1.804E-04 -9.214E-18	0.730 -8.595	-3.595 1.009	4.325	136.8	7.812E-04
BN2	1.646E-06	1.917E-04 -1.064E-17	0.736 -5.006	0.000 1.009	0.736	116.5	1.422E-04
BN3	1.646E-06	1.917E-04 -1.065E-17	0.736 -5.742	0.000 1.009	0.736	116.5	1.422E-04

BN4	3.485E-06	4.507E-04	0.742	-8.531	3.274	129.9	1.485E-03
		-1.539E-17	-8.273	1.013			
BN10	1.592E-06	1.923E-04	0.735	-0.616	1.351	120.8	2.609E-04
		-9.089E-18	-1.370	1.009			
BN11	1.367E-06	1.861E-04	0.731	-3.492	4.223	136.2	7.971E-04
		-9.134E-18	-4.247	1.009			
BN16	3.745E-06	4.420E-04	0.758	-1.764	1.522	113.0	6.755E-04
		-9.094E-18	-1.700	1.022			
BN17	5.038E-06	5.625E-04	0.766	0.000	0.766	111.7	4.348E-04
		-1.105E-17	-0.936	1.029			
BN18	4.603E-06	5.902E-04	0.764	-3.278	4.042	128.2	2.389E-03
		-9.148E-18	-4.978	1.030			
BN20	2.272E-05	2.495E-03	0.810	-3.353	4.163	109.8	1.041E-02
		-9.209E-18	-8.374	1.139			
BN20A	2.551E-05	2.470E-03	0.813	0.000	0.813	96.8	2.028E-03
		-1.753E-17	-9.187	1.137			
BN20B	2.551E-05	2.470E-03	0.813	0.000	0.813	96.8	2.028E-03
		-1.755E-17	-10.000	1.137			
BN22	2.348E-05	2.662E-03	0.802	-3.275	4.077	113.4	1.087E-02
		-1.215E-17	-4.211	1.108			
BN23	5.994E-05	7.863E-03	0.766	-4.236	5.002	131.2	3.938E-02
		-8.950E-17	-10.000	1.033			
BN32	2.299E-08	2.936E-06	0.616	-7.382	7.998	127.7	2.349E-05
		-9.208E-18	-8.752	1.000			
BN32A	3.005E-08	2.906E-06	0.624	0.000	0.624	96.7	1.832E-06
		-1.052E-17	-9.376	1.000			
BN32B	3.005E-08	2.906E-06	0.624	0.000	0.624	96.7	1.832E-06
		-1.053E-17	-10.000	1.000			
BN28	3.160E-06	3.757E-04	0.753	-0.751	1.505	118.9	5.677E-04
		-9.092E-18	-1.580	1.019			
BN29	2.910E-06	3.750E-04	0.751	-2.690	3.441	128.9	1.293E-03
		-9.136E-18	-4.270	1.019			
BN30	3.260E-06	3.715E-04	0.754	0.000	0.754	114.0	2.827E-04
		-1.078E-17	-0.829	1.019			

***** User-Defined Model PEB1

operating point

name	ib	ic is	vbe vsc	vbc rc1-mod	vce	beta	power
BP5	-3.640E-06	-1.923E-04	-0.741	3.630	-4.372	52.8	8.434E-04
		5.080E-17	8.630	1.012			
BP6	-4.523E-06	-1.724E-04	-0.747	0.000	-0.747	38.1	1.323E-04
		6.435E-17	5.006	1.011			
BP7	-4.523E-06	-1.724E-04	-0.747	0.000	-0.747	38.1	1.323E-04
		6.443E-17	5.753	1.011			
BP8	-9.169E-06	-4.466E-04	-0.753	2.547	-3.300	48.7	1.481E-03
		8.481E-17	8.300	1.016			
BP9	-3.762E-06	-1.968E-04	-0.742	3.496	-4.238	52.3	8.368E-04
		5.036E-17	4.258	1.012			
BP12	-4.393E-06	-1.803E-04	-0.747	0.642	-1.389	41.0	2.537E-04
		5.011E-17	1.405	1.011			
BP13	-1.053E-05	-4.410E-04	-0.771	0.775	-1.546	41.9	6.899E-04
		5.014E-17	1.727	1.027			
BP14	-1.450E-05	-5.573E-04	-0.781	0.000	-0.781	38.4	4.463E-04
		1.044E-16	0.952	1.035			
BP15	-1.167E-05	-5.925E-04	-0.775	3.252	-4.027	50.8	2.395E-03
		5.043E-17	4.979	1.037			
BP19	-2.184E-05	-1.096E-03	-0.784	3.279	-4.063	50.2	4.472E-03
		6.697E-17	4.231	1.053			
BP21	-2.034E-05	-1.016E-03	-0.791	3.383	-4.174	50.0	4.257E-03
		5.078E-17	8.405	1.066			
BP21A	-2.623E-05	-9.899E-04	-0.798	0.000	-0.798	37.7	8.105E-04

		3.033E-16	8.202	1.064			
BP21B	-2.623E-05	-9.899E-04	-0.798	0.000	-0.798	37.7	8.105E-04
		3.034E-16	10.000	1.064			
BP24	-1.442E-04	-7.902E-03	-0.776	4.222	-4.998	54.1	3.911E-02
		4.693E-16	10.000	1.042			
BP31	-1.303E-07	-9.025E-06	-0.642	7.169	-7.912	61.6	6.357E-05
		5.076E-17	8.674	1.000			
BP31A	-2.544E-07	-7.771E-06	-0.663	0.000	-0.663	30.5	5.321E-06
		5.965E-17	9.337	1.000			
BP31B	-2.544E-07	-7.771E-06	-0.663	0.000	-0.663	30.5	5.321E-06
		5.872E-17	10.000	1.000			
BP25	-8.859E-06	-3.710E-04	-0.767	0.762	-1.529	41.9	5.740E-04
		5.013E-17	1.605	1.023			
BP26	-9.397E-06	-3.623E-04	-0.768	0.000	-0.768	38.6	2.955E-04
		7.727E-17	0.843	1.022			
BP27	-7.601E-06	-3.729E-04	-0.762	2.654	-3.416	49.1	1.280E-03
		5.037E-17	4.258	1.023			

APPENDIX II

Complementary Bipolar Technology

CBIC, Complimentary Bipolar Integrated Circuit, has several key advantages over an conventional all NPN process. It performs voltage level shifting, provides high output load drive capability while maintaining frequency operation, allows for large input and output voltage swings and can operate at lower power supply voltages. With CBIC technology, circuits can be optimized with reduced amount of time and experience on the designers behalf. The one main disadvantage of CBIC technology is its higher than nominal costs. This arises because there are many more steps, as high as 25 or more, in making a wafer containing CBIC technology than there is for an all NPN technology.

The arrival of linear arrays in the mid 1980's has allowed for circuits to be manufactured at lower costs. A linear array is basically a circuit with no metallization. NPN and PNP transistors are layed out in a way such that all a designer needs to do is connect them with metal. This allows for lower costing devices and faster time to market, about 6 to 8 weeks. One main disadvantage is that, being layed out on an array, area is larger than needs to be, and as a result, layout parasitics are higher. Still, the array

allows the designer to evaluate his or her design quickly and cost effectly to see if a custom layout is necessary.

This circuit is designed for AT&T's ALA110 linear array. This array utilizes AT&T's CBIC-V technology which features a NPN ft of 11.2 Ghz and PNP ft of 5.6 Ghz. There are 51 NPN and 41 PNP transistors ranging from 6X to 54X. Also provided are 80 and 2000 ohm/square resistors, programmable MOS capacitors, ESD diodes, and 16 bonding pads. The array's footprint is 2.1 mm X 1.4 mm.

Cross sections of CBIC NPN and PNP transistors are shown in Figure 42. The transistors are isolated by reversed biased junctions as opposed to a dielectric isolated process. As a result, parasitic capacitances are slightly higher. Both transistors are true vertical devices.

The n-type epitaxial layer is grown on top of a p-type substrate after buried layers are implanted. These buried layers are of low resistivity so parasitic collector resistance is reduced. The n-type epitaxial layer also forms the collector for the NPN device. The collector of the PNP is a p-type implantation and diffusion into the epitaxial layer. The n-epi acts as the substrate for the PNP device and must be connected to the most positive supply and the p-substrate for the NPN must be connected to the

most negative supply to ensure proper operation of the devices.




Figure 42
CBIC Transistor Cross Section

The critical step in the process is the emitter implantation and diffusion. So critical is this step that many lots are done in a wafer to wafer manner to ensure proper thickness. The length of each emitter stripe is 1.5 um so the base width can be made narrow while keeping a low parasitic resistance.

The smallest device for a transistor is what AT&T calls an NV111A01. This is a 5 um emitter device. The smallest device available on the ALA110 is the NV231A01, a 30 um device. AT&T distinguishes between transistors in the following manner:

N	-	type of device (N-NPN P-PNP)
V	-	technology (CBIC-V)
2	-	number of emitter stripes
3	-	length of each emitter stripe divided by 5 um
1	-	number of collector contacts
A	-	version A
0	-	layout style
1	-	number of devices within same isolation

Figure 43 provides a table of electrical characteristics for both the NV231A01 and PV231A01 transistors.

NPN (NV231A01) Characteristics (TA = 25°C)

Parameter	Measurement Condition	Limits			Units
		Min	Typ	Max	
HFE	IC = 1 mA, VCB = 2 V	50	118	–	–
fT	IC = 4 mA, VCE = 3 V	8	10.2	–	GHz
VA	IC = 1 mA, VCE = 2, 4 V	12	27	–	V
VCE(sat)	IC = 1 mA, IB = 100 µA	–	86	180	mV
VBE	IE = –1 mA, VCB = 2 V	740	780	810	mV
BVCEX	IC = 100 µA, IB = 0.1 µA	6	11.5	–	V
BVCBO	IC = 1 µA	6	19	–	V
BVCIO	IC = 1 µA	25	45	–	V
BVEBO	IE = 10 µA	2	–	–	V
BVEBS	IE = 1 µA	0.2 *	–	–	V

PNP (PV231A01) Characteristics (TA = 25°C)

Parameter	Measurement Condition	Limits			Units
		Min	Typ	Max	
HFE	IC = –1 mA, VCB = –2 V	25	45	–	–
fT	IC = –3 mA, VCE = –3 V	3	4.3	–	GHz
VA	IC = –1 mA, VCE = –2, –4 V	6	11	–	V
VCE(sat)	IC = –1 mA, IB = –100 µA	–	–188	–360	mV
VBE	IE = 1 mA, VCB = –2 V	–750	–792	–830	mV
BVCEX	IC = –100 µA, IB = –0.1 µA	6	15	–	V
BVCBO	IC = –1 µA	8	22	–	V
BVCIO	IC = –1 µA	11	17	–	V
BVEBO	IE = –10 µA	–3.5	–	–	V
BVEBS	IE = –1 µA	0.1 *	–	–	V

Figure 43
Transistor electrical characteristics

One of the more limiting characteristics of the CBIC-V technology is it's breakdown voltage. This breakdown limited the output voltage swing of the CFB op amp to +/- 3V. The breakdown is different for NPN and PNP devices. For the NPN, the BVCEX is the result of the avalanche breakdown of collector to base junction. For the PNP, the BVCEX is primarily a base punchthrough effect. The

basewidth becomes depleted and the collector is effectively shorted to the emitter.

Figures 44 through 49 presents the rest of the transistor curves utilized while design the CFB op amp.





Figure 44
Typical Unity Gain Frequency Response







Figure 45
Typical Current Gain Characteristics




Typical Output Voltage Characteristics (NV231A01)




Typical Output Voltage Characteristics (PV231A01)

Figure 46
Typical Output Voltage Characteristics




Typical Current vs. Saturation Voltage (NV231A01)




Typical Current vs. Saturation Voltage (PV231A01)

Figure 47
Typical Current vs. Saturation Voltage




Typical Current vs. Voltage Characteristics (NV231A01)




Typical Current vs. Voltage Characteristics (PV231A01)

Figure 48
Typical Current vs. Voltage Characteristics



Typical Collector Breakdown Characteristics (NV231A01)



Typical Collector Breakdown Characteristics (PV231A01)

Figure 49
Typical Collector Breakdown Characteristics

* TWO 1.5 BY 15 MICRON STRIPES - NOM

JDJ/RDP 11/11/91

MODEL NV231A01 USRMOD=NEB1 % NPN NOM MODEL

```
+ RBX = 2.500E+01  RBI = 2.783E+01  RCX = 1.967E+01  RCI = 4.427E+01
+ RE  = 1.945E+00  IS  = 1.420E-16  I1  = 5.800E-19  I2  = 5.108E-14
+ NE  = 2.000E+00  IK  = 9.714E-03  VBO = 1.320E+00  TFO = 3.900E-12
+ CJE = 1.200E-13  PE  = 8.000E-01  ME  = 4.950E-01  BE  = 1.000E-01
+ I3  = 1.502E-16  I4  = 6.444E-21  NC  = 1.847E+00  IKR = 8.172E-02
+ VAO = 7.901E+00  TRO = 4.000E-11  CJC = 6.670E-15  PC  = 6.701E-01
+ MC  = 4.509E-01  BC  = 1.000E-01  EA  = 1.184E+00  DEA = 6.825E-02
+ TO  = 2.500E+01  KFN = 0.000E+00  AFN = 1.000E+00  BFN = 1.000E+00
+ BVBC= 0.000E+00  ALC1= 2.000E+00  ALC2= 0.000E+00  ALTC= 7.500E-01
+ BVBE= 0.000E+00  ALE1= 2.000E+00  ALE2= 0.000E+00  ALTE= 7.500E-01
+ NID = 8.197E-12  QCO = 1.744E-14  VJCO= 9.055E-01  TRCI= 2.000E+00
+ TVCO= 1.680E+00  RBIP= 8.042E+01  I1P = 7.500E-20  I2P = 1.000E-14
+ NEP = 1.313E+00  IKP = 3.000E-03  CJEP= 7.183E-14  ISP = 1.285E-18
+ I3P = 9.069E-18  CJCP= 1.016E-13  PS  = 5.335E-01  MS  = 4.389E-01
+ BS  = 1.000E-01  MTQB= 1.103E+00  DEA2= 5.615E-02  XTIS= 2.000E+00
+ XT11= 3.000E+00  XT12= 2.500E+00  QCOX= 8.722E-14  NR  = 1.020E+00
+ NF  = 1.002E+00  NCR  = 1.090E+00  NCRP= 1.000E+00  MVC1= 1.000E-01
```

**

**

* FOUR 1.5 BY 15 MICRON STRIPES - NOM

JDJ/RDP 11/11/91

MODEL NV431A01 USRMOD=NEB1 % NPN NOM MODEL

```
+ RBX = 1.250E+01  RBI = 1.391E+01  RCX = 3.002E+01  RCI = 2.213E+01
+ RE  = 9.725E-01  IS  = 2.840E-16  I1  = 1.160E-18  I2  = 1.022E-13
+ NE  = 2.000E+00  IK  = 1.943E-02  VBO = 1.320E+00  TFO = 3.900E-12
+ CJE = 2.400E-13  PE  = 8.000E-01  ME  = 4.950E-01  BE  = 1.000E-01
+ I3  = 3.004E-16  I4  = 1.289E-20  NC  = 1.847E+00  IKR = 1.634E-01
+ VAO = 7.901E+00  TRO = 4.000E-11  CJC = 1.334E-14  PC  = 6.701E-01
+ MC  = 4.509E-01  BC  = 1.000E-01  EA  = 1.184E+00  DEA = 6.825E-02
+ TO  = 2.500E+01  KFN = 0.000E+00  AFN = 1.000E+00  BFN = 1.000E+00
+ BVBC= 0.000E+00  ALC1= 2.000E+00  ALC2= 0.000E+00  ALTC= 7.500E-01
+ BVBE= 0.000E+00  ALE1= 2.000E+00  ALE2= 0.000E+00  ALTE= 7.500E-01
+ NID = 8.197E-12  QCO = 2.442E-14  VJCO= 9.055E-01  TRCI= 2.000E+00
+ TVCO= 1.680E+00  RBIP= 4.650E+01  I1P = 1.320E-19  I2P = 1.760E-14
+ NEP = 1.313E+00  IKP = 5.280E-03  CJEP= 1.242E-13  ISP = 2.019E-18
+ I3P = 1.596E-17  CJCP= 1.491E-13  PS  = 5.335E-01  MS  = 4.389E-01
+ BS  = 1.000E-01  MTQB= 1.103E+00  DEA2= 5.615E-02  XTIS= 2.000E+00
+ XT11= 3.000E+00  XT12= 2.500E+00  QCOX= 1.221E-13  NR  = 1.020E+00
+ NF  = 1.002E+00  NCR  = 1.090E+00  NCRP= 1.000E+00  MVC1= 1.000E-01
```

**

**

* SIX 1.5 BY 30 MICRON STRIPES - NOM

**

JDJ/RDP 11/11/91

**

.MODEL NV663A01 USRMOD=NEB1 % NPN NOM MODEL

```
+ RBX = 4.212E+00  RBI = 4.689E+00  RCX = 2.869E+00  RCI = 7.458E+00
+ RE  = 3.277E-01  IS  = 8.429E-16  I1  = 3.443E-18  I2  = 3.032E-13
+ NE  = 2.000E+00  IK  = 5.766E-02  VBO = 1.320E+00  TFO = 3.900E-12
+ CJE = 7.123E-13  PE  = 8.000E-01  ME  = 4.950E-01  BE  = 1.000E-01
+ I3  = 8.916E-16  I4  = 3.825E-20  NC  = 1.847E+00  IKR = 4.851E-01
+ VAO = 7.901E+00  TRO = 4.000E-11  CJC = 3.959E-14  PC  = 6.701E-01
+ MC  = 4.509E-01  BC  = 1.000E-01  EA  = 1.184E+00  DEA = 6.825E-02
+ TO  = 2.500E+01  KFN = 0.000E+00  AFN = 1.000E+00  BFN = 1.000E+00
+ BVBC= 0.000E+00  ALC1= 2.000E+00  ALC2= 0.000E+00  ALTC= 7.500E-01
+ BVBE= 0.000E+00  ALE1= 2.000E+00  ALE2= 0.000E+00  ALTE= 7.500E-01
+ NID = 8.197E-12  QCO = 4.709E-14  VJCO= 9.055E-01  TRCI= 2.000E+00
+ TVCO= 1.680E+00  RBIP= 1.708E+01  I1P = 3.636E-19  I2P = 4.848E-14
+ NEP = 1.313E+00  IKP  = 1.454E-02  CJEP= 3.383E-13  ISP  = 2.607E-18
+ I3P = 4.397E-17  CJCP= 3.879E-13  PS  = 5.335E-01  MS  = 4.389E-01
+ BS  = 1.000E-01  MTQB= 1.103E+00  DEA2= 5.615E-02  XTIS= 2.000E+00
+ XTI1= 3.000E+00  XTI2= 2.500E+00  QCOX= 2.355E-13  NR   = 1.020E+00
+ NF  = 1.002E+00  NCR  = 1.090E+00  NCRP= 1.000E+00  MVC1= 1.000E-01
```

**

**

**

* TWO 1.5 BY 15 MICRON STRIPES - NOM

**

JDJ/RDP 11/19/91

**

.MODEL PV231A01 USRMOD=PEB1 % PNP NOM MODEL

```
+ RBX = 1.447E+01  RBI = 1.933E+01  RCX = 9.156E+01  RCI = 9.067E+01
+ RE  = 1.276E+00  IS  = 1.051E-16  I1  = 7.800E-19  I2  = 2.676E-15
+ NE  = 1.459E+00  IK  = 8.847E-03  VBO = 8.500E-01  TFO = 4.500E-12
+ CJE = 1.200E-13  PE  = 7.351E-01  ME  = 4.930E-01  BE  = 8.922E-02
+ I3  = 1.700E-18  I4  = 7.541E-16  NC  = 1.700E+00  IKR = 1.000E-01
+ VAO = 2.958E+00  TRO = 1.500E-10  CJC = 1.068E-14  PC  = 7.771E-01
+ MC  = 5.000E-01  BC  = 1.000E-01  EA  = 1.184E+00  DEA = 6.825E-02
+ TO  = 2.500E+01  KFN = 0.000E+00  AFN = 1.000E+00  BFN = 1.000E+00
+ BVBC= 0.000E+00  ALC1= 2.000E+00  ALC2= 0.000E+00  ALTC= 7.500E-01
+ BVBE= 0.000E+00  ALE1= 2.000E+00  ALE2= 0.000E+00  ALTE= 7.500E-01
+ NID = 2.932E-12  QCO = 3.000E-14  VJCO= 1.498E+00  TRCI= 2.000E+00
+ TVCO= 1.680E+00  RBIP= 5.000E+01  I1P = 5.575E-18  I2P = 1.475E-15
+ NEP = 1.722E+00  IKP  = 1.154E-02  CJEP= 1.149E-13  ISP  = 7.525E-18
+ I3P = 5.000E-17  CJCP= 5.080E-13  PS  = 9.082E-01  MS  = 4.931E-01
+ BS  = 1.000E-01  MTQB= 1.050E+00  DEA2= 1.778E-01  XTIS= 2.000E+00
+ XTI1= 3.000E+00  XTI2= 2.200E+00  QCOX= 1.500E-13  NFP  = 1.000E+00
+ NF  = 1.000E+00  NCR  = 1.000E+00  NCRP= 1.000E+00  NR   = 1.000E+00
```

**

**

* FOUR 1.5 BY 15 MICRON STRIPES - NOM

JDJ/RDP 11/19/91

**

**

.MODEL PV432A01 USRMOD=PEB1 % PNP NOM MODEL

+ RBX = 7.235E+00	RBI = 9.665E+00	RCX = 5.180E+01	RCI = 4.533E+01
+ RE = 6.380E-01	IS = 2.102E-16	I1 = 1.560E-18	I2 = 5.352E-15
+ NE = 1.459E+00	IK = 1.769E-02	VBO = 8.500E-01	TFO = 4.500E-12
+ CJE = 2.400E-13	PE = 7.351E-01	ME = 4.930E-01	BE = 8.922E-02
+ I3 = 3.400E-18	I4 = 1.508E-15	NC = 1.700E+00	IKR = 2.000E-01
+ VAO = 2.958E+00	TRO = 1.500E-10	CJC = 2.136E-14	PC = 7.771E-01
+ MC = 5.000E-01	BC = 1.000E-01	EA = 1.184E+00	DEA = 6.825E-02
+ TO = 2.500E+01	KFN = 0.000E+00	AFN = 1.000E+00	BFN = 1.000E+00
+ BVBC= 0.000E+00	ALC1= 2.000E+00	ALC2= 0.000E+00	ALTC= 7.500E-01
+ BVBE= 0.000E+00	ALE1= 2.000E+00	ALE2= 0.000E+00	ALTE= 7.500E-01
+ NID = 2.932E-12	QCO = 3.923E-14	VJCO= 1.498E+00	TRCI= 2.000E+00
+ TVCO= 1.680E+00	RBIP= 2.891E+01	I1P = 9.812E-18	I2P = 2.596E-15
+ NEP = 1.722E+00	IKP = 2.031E-02	CJEP= 1.987E-13	ISP = 9.782E-18
+ I3P = 8.800E-17	CJCP= 8.300E-13	PS = 9.082E-01	MS = 4.931E-01
+ BS = 1.000E-01	MTQB= 1.050E+00	DEA2= 1.778E-01	XTIS= 2.000E+00
+ XTII= 3.000E+00	XTI2= 2.200E+00	QCOX= 1.962E-13	NFP = 1.000E+00
+ NF = 1.000E+00	NCR = 1.000E+00	NCRP= 1.000E+00	NR = 1.000E+00

**

* SIX 1.5 BY 45 MICRON STRIPES - NOM

JDJ/RDP 11/19/91

**

**

.MODEL PV693A01 USRMOD=PEB1 % PNP NOM MODEL

+ RBX = 1.631E+00	RBI = 2.179E+00	RCX = 1.095E+01	RCI = 1.022E+01
+ RE = 1.438E-01	IS = 9.324E-16	I1 = 6.920E-18	I2 = 2.374E-14
+ NE = 1.459E+00	IK = 7.849E-02	VBO = 8.500E-01	TFO = 4.500E-12
+ CJE = 1.065E-12	PE = 7.351E-01	ME = 4.930E-01	BE = 8.922E-02
+ I3 = 1.508E-17	I4 = 6.690E-15	NC = 1.700E+00	IKR = 8.872E-01
+ VAO = 2.958E+00	TRO = 1.500E-10	CJC = 9.475E-14	PC = 7.771E-01
+ MC = 5.000E-01	BC = 1.000E-01	EA = 1.184E+00	DEA = 6.825E-02
+ TO = 2.500E+01	KFN = 0.000E+00	AFN = 1.000E+00	BFN = 1.000E+00
+ BVBC= 0.000E+00	ALC1= 2.000E+00	ALC2= 0.000E+00	ALTC= 7.500E-01
+ BVBE= 0.000E+00	ALE1= 2.000E+00	ALE2= 0.000E+00	ALTE= 7.500E-01
+ NID = 2.932E-12	QCO = 7.615E-14	VJCO= 1.498E+00	TRCI= 2.000E+00
+ TVCO= 1.680E+00	RBIP= 7.474E+00	I1P = 3.867E-17	I2P = 1.023E-14
+ NEP = 1.722E+00	IKP = 8.004E-02	CJEP= 7.687E-13	ISP = 1.526E-17
+ I3P = 3.468E-16	CJCP= 2.530E-12	PS = 9.082E-01	MS = 4.931E-01
+ BS = 1.000E-01	MTQB= 1.050E+00	DEA2= 1.778E-01	XTIS= 2.000E+00
+ XTII= 3.000E+00	XTI2= 2.200E+00	QCOX= 3.808E-13	NFP = 1.000E+00
+ NF = 1.000E+00	NCR = 1.000E+00	NCRP= 1.000E+00	NR = 1.000E+00

**

**

VITA

John William Pierdomenico was born August 3, 1965 to E. Vincent and N. Louise (Thompson) Pierdomenico in Chester Pennsylvania. He attended Sun Valley High School and Pennsylvania State University where he received his B.S. in Electrical Engineering in 1988. He attended Lehigh University where he received his M.S. in Electrical Engineering in 1992. He currently works for AT&T Microelectronics in Reading, PA where he is an Analog Circuit Designer. Previously he was a Testing Engineer for AT&T.

BIBLIOGRAPHY

Bowers, Derek F., "A Precision Dual "Current-Feedback" Operational Amplifier". IEEE 1988 Bipolar Circuits and Technology Meeting, Paper 4.1.

Franco, Sergio, "Current-Feedback Amplifiers Benefit High-Speed Design". EDN, January 5, 1989.

Gray, P. and Meyer, R., **Analysis and Design of Analog Integrated Circuits**, 2nd ed.. John Wiley & Sons, 1984.

Grebene, Alan B., **Bipolar and MOS Analog Integrated Circuit Design**. John Wiley & Sons, 1984.

Koullias, I.A., "A Wideband Low-Offset Current-Feedback Op Amp Design". IEEE Proceedings, 1989.

Sedra Adel S. and Smith, Kenneth C., **Microelectronic Circuits**. CBS College Publishing, 1982.

Toumazou, C., Lidgey, F.J., and Haigh, D.G., **Analogue IC Design: the current mode approach**. IEE Circuits and Systems, series 2, 1990.

"A new Approach to Op Amp Design", Comlinear Corporation Application Note 300-1, March 1985.

"Current-Feedback Op Amp Applications Circuit Guide", Comlinear Corporation Application Note OA-07, March 1985.

**END
OF
TITLE**