# PASS- Computer Systems

Week 3

### 1. Binary Representation

a. Signed Vs Unsigned Binary

	Negative? Positive?	Smallest number can be handled in k-bit binary number	Largest number can be handled in k-bit binary number
Signed Binary (2's complement)	Yes	- 2 <sup>K-1</sup>	2 -1 -1
Unsigned Binary	only pos	0	2 <sup>k</sup> - 1

b. answer questions in decimal form

The most negative 8-bit binary number with 2's complement is	-2 <sup>7</sup> = -128
The most positive 16-bit binary number with 2's complement is	2 <sup>15</sup> -1 = 32767
The largest negative 32-bit binary number with 2's complement is (ie. 1111 1111 1111 1111 1111 1111)	- 2 <sup>3)</sup>

#### 2. Two's complement conversion

a. Convert binary to decimal

2's complement	Decimal
0101 1+0+4+0	5
1001 0111 1+2+4	~7
1101 0011 1+2	-3
1010 0101 0110 2+4	- <b>6</b>
1111 000 1 1	-1
1111 1111	-1

### b. Convert decimal to binary (8 bits)

2's complement (8-bit)	Decimal		
100010000	-112		
00000101	5		
1) 0000)	-125		
11111011	-5		

112- 56 28 14	- 0 0	0 000 11 1 1 000 11 1 1 000 100 0	5 1 0 0	125 61 31 15	1001	0 11111 0 1	5 2 1 0
7	0		00000101	7	ı		00000 10 1
3	1		00000	3	1		11 ( 11 01 0
0	-			ĺ	ļ		iii ii ore

c. How to negate a number (e.g., converting 2 to -2)?

- 3. Binary Addition
  - a. Calculate 3+4 as a signed 4-bit number with 2's complement. Enter the result as a decimal. The answer must start with a + or sign.


b. Calculate 30000 (011101010110000) + 2767 (0000101011001111) as a signed 16-bit number with 2's complement. Enter the result as a decimal. The answer must start with a + or – sign.

c. What if the above question is 30000 (0111010100110000) + 2768 (00001011010000)?

d. Calculate (-4) + (-6) as a signed 4-bit number with 2's complement. Enter the result as a decimal. The answer must start with a + or – sign

$$1^{3}$$
 -1





4. Sequential logic vs Combinational logic


	Does it operate on data?	Does it operate on clock signal?	Does the output depend on past input or present input?	Does it have state (memory)?
Sequential logic				
Combinational logic				

5. DFF

• What is DFF?

#### What is the limit of DFF? (Why can't we use DFF as a register?)

Two DFFs are directly connected as shown in the following schematic. Consider the input signal 'in' in the following three clock cycles. What is the value of 'out' in clock cycle 3?




Answer can't be used as memory


6. Can you draw the implementation of 1-bit register?



7. Can you draw the implementation of a RAM with 2 registers?





## Important Slides for reference:



Shift up by one place


# Half adder (designed to add 2 bits)





#### A half adder can be built from an Xor and an And

the sum column matches Xor the carry columns matches And



Implementation: can be based on two half-adder and an Or gates.