

Name project: Proyecto0

Autor: Santiago Rodriguez

Email: santiagtms@gmail.com

Date reales: 7 ene. 2025

PAGE	INDEX
1	CoverPage
2	Block Diagram
3	Proyect Structure
4	USB, USB-TO-AURT converter
5	Flash Memory
6	FPGA Banks
7	DD3 Memory
8	Power Supply
9	Leds and button
10	Ports for banks

BOARD DESCRIPTION

Based on ARTIX 7 FPGA.

Supplied via USB or a dedicated port.

FPGA Programmed via USB.


4 ports for external connections.

Button for reset and 8 leds for user interface.


256Mx16bit (4 Gb) DDR3L Synchronous DRAM (SDRAM).

100 MHz clock (FPGA can synthetize new frequencies)

TOP VIEW



BOTTOM VIEW




Project Name: Proyecto0.PrjPcb	
Sheet Name: CoverPage.SchDoc	Sheet Number: 1 Of 10
Drawn by: Santiago Rodriguez	Revision: V1
Date: 7 ene. 2025	




BLOCK DIAGRAM

Signal Description

- Digital
- Analog
- Power
- Clock










U_TOP_Sheet
TOP_Sheet.SchDoc







Project Name: Proyecto0.PrjPcb	
Sheet Name: BlockDiagram.SchDoc	Sheet Number: 2 Of 10
Drawn by: Santiago Rodriguez	Revision: V1
Date: 7 ene. 2025	





**FPGA
XC7A35TFTG256**




Proyect Name: Proyect00.PrfPcb		
Sheet Name: TOP_Sheet.SchDoc	Sheet Number: 3	Of 10
Drawn by: Santiago Rodriguez	Revision: V1	
Date: 7 ene. 2025		





USB PORT

Holes on PCB for +5V external power supply




USB port for power and configuration




EEPROM for configuration of FT232HL


Pin ORG configure word size
VCC, 16 bits
GND, 8 bits

USB TO MULTIPURPOSE UART/FIFO




Nets FPGA_CONFIG_SIGNALS_1 and FPGA_CONFIG_SIGNALS_2 are length matched on PCB



Project Name: Proyecto0.PrjPcb		
Sheet Name: USB_Port_FTT.SchDoc	Sheet Number: 4 Of 10	
Drawn by: Santiago Rodriguez	Revision: V1	
Date: 7 ene. 2025		

FLASH MEMORY




Project Name: Proyecto0.PrfPcb		
Sheet Name: Flash_Memory.SchDoc	Sheet Number: 5	Of 10
Drawn by: Santiago Rodriguez	Revision: V1	
Date: 7 ene. 2025		



A B C D E F G H



—C62
47uF
6.3V



DDR3 MEMORY

Decoupling capacitors





Table 6. General Routing Recommendations for the DDR Address and Command Group

Item	Recommendation	Comment
Reference plane	Ground-referenced or power-referenced	Maintain a solid ground reference or power reference (no splits, and so on) for the entire signal group to provide a low-impedance path for the return currents
Characteristic impedance ¹	50 – 60 Ω	—
Trace width	Implementation-specific	—
Group spacing	20 mils	Isolation from control group to other non-DDR signals
Length matching (with respect to clock)	Min <= Addi/Cmd Group <= Max	—
Minimum Addi/Cmd group length ²	Max clock length – Y"	—
Maximum Addi/Cmd group length ²	Minimum clock length – Y" inches	—
Series resistor ¹	0–33 Ω ± 5%	—
Termination resistor ¹	25–57 Ω ± 5%	—
Resistor packs	Use as needed	Do not place the addi/cmd group in the same RN as the data group

Table 3. General Layout Recommendations for the DDR Clock Group

Item	Recommendation	Comment
Reference plane	Ground-referenced	Maintain a solid ground reference (no splits and so on) for all clock signals, thereby providing a low-impedance path for the return currents
Same layer routing	Route all clock pairs on the same critical layer. Avoid switching between layers except where required. See Figure 5 and Figure 6.	Ensures all clocks have the same signal integrity. Swap clock pairs as needed so that signal routing is optimized between the controller and the memory.
Characteristic impedance	50–60 Ω single-ended 100–120 Ω differential	All pairs must be routed differentially from the DDR controller to the end point (DMM or discrete).
Trace width	Implementation-specific	Correct differential spacing must be maintained throughout entire signal route. See Figure 4.
Differential spacing	20 mils	Exceptions may be needed at device breakout.
Pair-to-pair spacing	20 mils	See Figure 4. Exceptions may be needed at device breakout.
Group spacing (clocks to all other signals)	20 mils to any other signal	See Figure 4. Exceptions may be needed at device breakout.
Serpentine isolation spacing	Maintain at least 20 mils	See Figure 4.
MCK to MCK trace matching	Matched to within 20 mils	—
Clock pair-to-clock pair matching	All clock pairs to a given memory bank (DMM or discrete bank) may prove optimal.	—
Series damping resistor value	Range 15–33	Optimal value and location system dependent and should be determined by simulations. For point-to-point connections, placement is optimal at the source. For point-to-multipoint, placement at the loads (DMM connectors or discrete bank) may prove optimal.
Optional-parallel termination to V _{TT} ¹	25–57 Ω ± 1%	Considered to be an optional item based on internal simulation runs and application notes published by Micron (see Section 14, "Signal Reference").
Use of resistor networks for damping resistor	Not recommended	—




Table 1. DDR Signal Groupings for Routing Purposes

Group	Signal Name	Description	Section
Clocks	MCK[0:5]	DDR differential clock outputs	See Section 7.1, "Clock Signal Group MCK[0:5] and MCK[0:5]"
	MCK[0:5]	DDR differential clock outputs (complement)	
Data	MDQ[0:63]	64-bit data bus	See Section 7.2, "Data—MDQ[0:63], MDQS[0:63], MDM[0:63], MECC[0:7]"
	MECC[0:7]	ECC pins	
	MDM[0:63]	Data mask pins	
	MDQS[0:63]	Data strobe pins	
Address/Command	MA[0:14]	Address bus	See Section 7.3, "Address and Command Signal Group"
	MBA[0:1]	Bank address	
	MWE	Row address strobe	
	MCAE	Column address strobe	
Control	MWE	Write enable	See Section 7.4, "Control Signal Group"
	MCKE[0:1]	Clock enable	
Feedback	MSYNC_OUT	DRAM DLL synchronization output	See Section 7.5, "Feedback Signal Group"
	MSYNC_IN	DRAM DLL synchronization input	
Power	V _{REF}	Voltage reference for differential receivers	See Section 7.6, "DDR Power Delivery"
	V _{TT}	Termination voltage	

Table 5. General Routing Recommendations for the DDR Data Signal Group

Item	Recommendation	Comment
Reference plane	Ground-referenced	Maintain a solid ground reference (no splits and so on) for all data signals, thereby providing a low-impedance path for the return currents
Characteristic impedance ¹	50–60 Ω	—
Trace width	Implementation-specific	—
Group spacing	20 mils	Isolation from control group to other non-DDR signals
Series resistor ¹	0–33 Ω ± 5%	—
Termination resistor ¹	25–57 Ω ± 5%	—
Length matching (with respect to clock)	Min <= Data Group <= Max	—
Length matching (with respect to data)	Min <= Data Group <= Max	—
Length matching (with respect to data)	Min <= Data Group <= Max	—
Length matching (with respect to data)	Min <= Data Group <= Max	—

Table 7. General Routing Recommendations for the DDR Control Group

Item	Recommendation	Comment
Reference plane	Ground-referenced or power-referenced	Maintain a solid ground reference or power reference (no splits and so on) for the entire signal group, thereby providing a low-impedance path for the return currents
Characteristic impedance ¹	50–60 Ω	—
Trace width	Implementation-specific	—
Group spacing	20 mils	Isolation from control group to other non-DDR signals
Length matching (with respect to clock)	Min <= Control Group <= Max	—
Minimum control group length ²	Max clock length – Z"	—
Maximum control group length ²	Minimum clock length – Z" inches	—
Series resistor ¹	0–33 Ω ± 5%	—
Termination resistor ¹	25–57 Ω ± 5%	—
Resistor packs	Use as needed	Do not place the control signals in the same RN as the data group

1. Power (V_{TT} island with termination resistors, V_{REF})
2. Pin swapping within resistor networks
3. Route data
4. Route address/command
5. Route control
6. Route clocks
7. Route feedback

Project Name:	Project0.PjPb
Sheet Name:	DDR_Memory.SchDoc
Drawn by:	Santiago Rodriguez
Date:	7 ene. 2025
Sheet Number:	7 Of 10
Revision:	V1



1

2

3

4

Vin = 5 V

Vou1 (CH1, BUCK) = +3V3 / 4A(max)
Vou2 (CH2, BUCK) = +1V / 2.63A(max)
Vou3 (CH3, BUCK) = +1V8 / 1A2(max)
Vou4 (CH4, BUCK) = +1V35 / 1A2(max)
Vou5 (CH5, LDO) = +1V8 / 200mA(max)

Secuencia de encendido:
CH2 (+1V) -> CH3 (+1V8) -> CH4 (+1V35) -> CH5 (+1V8') y CH1 (+3V3)


Configuration of ADP5052:
-CH1, Iout limited to 4.4 A
-CH2, Iout limited to 2.62A
-Switching Frequency 600 KHz
-Operation Mode: forced PWM (FPWM) mode
-Soft Start CH1/2: 8 mS
-Soft Start CH3/4: 2 mS

DC/DC CONVERTER


Input voltage

+5V
+5V


Decoupling capacitors





Enabling channels



Compensation Networks



Voltage selector

U7
ADP5052

Output voltages



Project Name: Proyecto0.PrjPcb

Sheet Name: Power_Supply.SchDoc

Sheet Number: 8 Of 10


Drawn by: Santiago Rodriguez


Revision: V1

Date: 7 ene. 2025







LEDS & BUTTON



Proyect Name: Proyecto0.PrjPcb			
Sheet Name:	Leds_and_Buttons.SchDoc	Sheet Number: 9 Of 10	
Drawn by:	Santiago Rodriguez	Revision: V1	
Date:	7 ene. 2025		

EXTERNAL PORTS



Proyect Name: Proyecto0.PrjPcb		
Sheet Name: Bank_A-B-C-D.SchDoc	Sheet Number: 10	Of 10
Drawn by: Santiago Rodriguez	Revision: V1	
Date: 7 ene. 2025		

