## Design Compiler Synthesis Tcl File

The following is a generic script that you can use to drive the synthesis process of *Design* your own modified version.

```
# *******************
# * Author: Erik Brunvand, University of Utah
# * General synthesis script for Synopsys. There should be
# * some general switches and parameters set in .synopsys_dc.setup
# * but other design-specific things are set here.
\# * You should look carefully at everything above the
# * "below here shouldn't need to be changed" line.
^{"}_{\#} \star Note that lists that continue across a line need a backslash
^{\pi} * to continue to the next line (if you have a bunch of
\# * different verilog files, one per line, for example, or a bunch
_{\#}^{''} * of target library files). Make SURE there isn't a space after
^{"} ^{*} the \ because that can cause Synopsys to complain...
* * Once you've modified things to your project, invoke with:
# * syn-dc -f syn-script
# This script assumes that the following variables are defined
 in the .synopsys_dc.setup file.
# SynopsysInstall = path to synopsys installation directory
 synthetic_library = designware files
 symbol_library = logic symbols for making schematics
# below are parameters that you will want to set for each design
set myFiles [list <your-HDL-files>]; # list of all HDL files in the design
                           ;# verilog or VHDL
set fileFormat verilog
                                ;# Top-level module name
set basename <module-name>
                                 ; # The name of your clock
set myClk <clk>
                                 ;# 1 if virtual clock, 0 if real clock
set virtual 0
# Timing and loading information
                                  ; # desired clock period (in ns) (sets speed goal)
set myPeriod_ns <num>
                                 ;# delay from clock to inputs valid
set myInDelay_ns <num>
                                 ; # delay from clock to output valid
set myOutDelay_ns <num>
                                ; # name of cell driving the inputs
set myInputBuf <cellname>
                                ; # name of library the cell comes from
set myLoadLibrary <libname>
                                 ; # name of pin that the outputs drive
set myLoadPin <pinname>
* Control the writing of result files
                                 ; # Name appended to output files
set runname <string>
```

```
# the following control which output files you want. They
\# should be set to 1 if you want the file, 0 if not
set write_ddc 1
set write_sdf 0
set write_sdc 1
set write_rep 1
set write_pow 0

;# compiled file in ddc format (X0
;# sdf file for back-annotated tin
;# sdc constraint file for place of
;# report file from compilation
;# report file for power estimate
                                   ;# 1 for compile_ultra, 0 for compile
# compiler switches...
set useUltra 1
                                    # mapEffort, useUngroup are for
                                    # non-ultra compile...
                                   ;# First pass - low, medium, or high
set mapEffort1 medium
                                   ; # second pass - low, medium, or high
set mapEffort2 medium
                                   ;# 0 if no flatten, 1 if flatten
set useUngroup 1
# Set some system-level things...
# Your library path may be empty if your library will be in
# your synthesis directory because "." is already on the path.
set search_path [list . <your-library-directory>\
[format "%s%s" SynopsysInstall /libraries/syn] \
[format "%s%s" SynopsysInstall /dw/sim_ver] \
# Target library list should include all target .db files
# Library names separated by spaces if more than one
set target_library [list <your-target-lib>.db]
# synthetic_library is set in .synopsys_dc.setup to be
# the dw_foundation library.
set link_library [concat [concat "*" $target_library] $synthetic_library]
#***************
 #* below here shouldn't need to be changed...
 #*********
 # analyze and elaborate the files
 analyze -format $fileFormat -lib WORK $myFiles
 elaborate $basename -lib WORK -update
 current_design $basename
 # The link command makes sure that all the required design
 # parts are linked together.
 # The uniquify command makes unique copies of replicated
 # modules.
 link
 uniquify
 # now you can create clocks for the design
 # and set other constraints
 if { $virtual == 0 } {
    create_clock -period $myPeriod_ns $myClk
    create_clock -period $myPeriod_ns -name $myClk
  # Set the driving cell for all inputs except the clock
  # The clock has infinite drive by default. This is usually
  # what you want for synthesis because you will use other
  # tools (like SOC Encounter) to build the clock tree
  # (or define it by hand).
  if { $virtual == 0 } {
```

```
set_driving_cell -library $myLoadLibrary -lib_cell $myInputBuf [all_inputs] \
se {
     | else {
       set_driving_cell -library $myLoadLibrary -lib_cell $myInputBuf \
             [remove_from_collection [all_inputs] $myClk]
    }
    # set the input and output delay relative to myClk
    if { $virtual == 0 } {
       set_input_delay $myInDelay_ns -clock $myClk [all_inputs] \
    } else {
       set_input_delay    $myInDelay_ns -clock    $myClk \
        [remove_from_collection [all_inputs] $myClk]
   # set the load of the circuit outputs in terms of the load
   # of the next cell that they will drive, also try to fix
   set_load [load_of [format "%s%s%s%s" $myLoadLibrary "/" $myInputBuf "/" $myLoadPin]] [all_outputs]
  # This command will fix the problem of having
  # assign statements left in your structural file.
  # But, it will insert pairs of inverters for feedthroughs!
  set_fix_multiple_port_nets -all -buffer_constants
  # now compile the design with given mapping effort
  # and do a second compile with incremental mapping
  # or use the compile_ultra meta-command
  if { $useUltra == 1 } {
    compile_ultra
  } else {
    if { $useUngroup == 1 } {
     compile -ungoup_all -map_effort $mapEffort1
     compile -incremental_mapping -map_effort $mapEffort2
   } else {
     compile -map_effort $mapEffort1
     compile -incremental_mapping -map_effort $mapEffort2
 check_design
 report_constraint -all_violators
 ** now write out the results
set filebase [format "%s%s" [format "%s%s" $basename "_"] $runname]
* structural (synthesized) file as verilog
if {    $write_v == 1 } {
   set filename [format "%s%s" $filebase ".v"]
   redirect change_names \
change_names -rules verilog -hierarchy -verbose }
   Write -format verilog -hierarchy -output $filename
Write out the sdf file for back-annotated verilog sim
This file can be large!
if { $write_sdf == 1 } {
  set filename [format "%s%s" $filebase ".sdf"]
write
  Write_sdf -version 1.0 $filename
```

```
# this is the timing constraints file generated from the
 # conditions above - used in the place and route program
 if { $write sdc == 1 } {
    set filename [format "%s%s" $filebase ".sdc"]
    write sdc $filename
# synopsys database format in case you want to read this
# synthesized result back in to synopsys later in XG mode (ddc format)
if { $write ddc == 1 } {
    set filename [format "%s%s" $filebase ".ddc"]
    write -format ddc -hierarchy -o $filename
# report on the results from synthesis
# note that > makes a new file and >> appends to a file
if { $write_rep == 1 } {
    set filename [format "%s%s" $filebase ".rep"]
    redirect $filename { report_timing }
   redirect -append $filename { report_area }
# report the power estimate from synthesis.
if {    $write_pow == 1 } {
   set filename [format "%s%s" $filebase ".pow"]
   redirect $filename { report_power }
```