Mechanized Abstract Semantics of AADL as implemented by HAMR

Stefan Hallerstede and John Hatcliff

May 15, 2024

Contents

Ι	\mathbf{St}	atic Model Structure	2
1	Rep	presenting AADL Model Information	3
	1.1	Identifiers	
		1.1.1 Port Identifiers <i>PortId</i>	9
		1.1.2 Component Identifiers CompId	4
		1.1.3 Variable Identifiers $CompId$	4
	1.2	Ports Descriptors	4
		1.2.1 Port Descriptor Well-formedness	ŀ
		1.2.2 Helper Functions for Working with Ports and Port Descriptors	ŀ
	1.3	Component Descriptors	6
		1.3.1 Helper Functions for Working with Components and Component Descriptors	7
	1.4	Connections	7
	1.5	Models	7
	1.6	Model Helper Functions	8
		1.6.1 Model-wide Queries About Components and Ports	8
		1.6.2 Queries About Ports Associated With a Specific Component	Ç
	1.7		11
	1.8	•	14
Π	D	tuntime State and Behavior	L5
11	. 1	tuntime State and Denavior	٠.
2	Rep	presenting AADL Runtime State Information	16
	2.1	Variable States	16
	2.2	Queues	17
		2.2.1 Structures	17
		2.2.2 Well-formedness Definitions	19
		2.2.3 Operations	19
		2.2.4 Operation Properties	20
	2.3	Port States	23
		2.3.1 Structures	23
		2.3.2 Well-formedness Definitions	24
		2.3.3 Operations	24
		2.3.4 Operation Properties	27

CONTENTS	2

	2.4 Thread States	31
	2.4.1 Structures	32
	2.4.2 Well-formedness Definitions	34
	2.4.3 Initial Thread States	35
	2.5 System States	36
	2.5.1 System Phase Structures	36
	2.5.2 Scheduling State Structures	37
	2.5.3 System State Structures	37
	2.5.4 Well-formedness Definitions	39
	2.5.5 Communication	40
3	AADL Runtime Thread Dispatching Behavior	42
	3.1 Thread Dispatch Logic	42
	3.1.1 Determining Ports to Freeze	44
	3.1.2 Computing Dispatch Status	45
4	Thread Application Behavior	47
	4.1 Relational Behavior of Thread Application Logic	47
	4.1.1 Application Logic Relations	47
5	System Behavior	52
	5.1 Thread Execution	52
	5.1.1 Initialize Entry Point	52
	5.2 System Execution	53
6	Verification Framework	58
	6.1 Deductive Schemas	58
	6.1.1 Initialization Phase	58
II	I Libraries	68
7	State Reordering	69
IX	V Examples	97
8	Model Examples	98
	8.1 Temperature Control Example	98
	8.1.1 AADL Model Overview	98
	Citi Tilibb Hadde Overview	
9		106

Part I Static Model Structure

Chapter 1

Representing AADL Model Information

This chapter provides definitions for representing AADL static model information and associated model well-formedness specifications.

The static model structure is designed to represent HAMR-relevant content from a AADL system instance model [?]. Given a system model in the AADL sublanguage processed by HAMR, HAMR can generate instances of the types defined in this theory. This provides the basis for proving properties about system's structure and behavior.

(ToDo: Describe the distinction between the instance model and the information presented here.)

The theory uses Isabelle's Set and Map theories to represent model structures, but includes some additional helper functions in the SetsAndMaps theory.

theory Model imports Main SetsAndMaps begin

1.1 Identifiers

This section includes types for representing different types of identifiers.

1.1.1 Port Identifiers PortId

Port is the main category of feature appearing on the interface of AADL software components. AADL tools typicially will need some concise way of uniquely referring to ports. When generating a model representation from AADL source, HAMR will generate a unique natural number identifier for each port, which is used throughout the HAMR run-time infrastructure. (ToDo: add remark about new representation using Slang range types.

datatype PortId = PortId nat

Sets of port identifiers are frequently used in the model representation, so we introduce an appropriate type synonym.

type-synonym PortIds = PortId set

1.1.2 Component Identifiers CompId

Component identifier definitions are similar to those for port identifiers. **Note:** In the current AADL formalization, threads are the only category of components represented.

 ${\bf datatype} \ {\it CompId} = {\it CompId} \ {\it nat}$

type-synonym CompIds = CompId set

1.1.3 Variable Identifiers CompId

Variable identifiers are also similar to port identifiers, except that strings are used for readability instead of numbers.

(ToDo: Rename the following to Varld and Varlds to match the other ID domains.)

datatype Var = Var string

type-synonym Vars = Var set

1.2 Ports Descriptors

Port descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component port. The descriptor includes the port's direction (in or out), kind (Event, Data, or Event Data), size (i.e., the size of the buffer associated with the port) and other user-specified properties of the port that are recognized by HAMR.

PortDirection indicates the directionality of the port. Note that HAMR only accepts unidirectional ports. AADL's bi-directional "in out" ports are disallowed because they complicate analysis, semantics, and code generation.

```
\begin{array}{c} \textbf{datatype} \ \textit{PortDirection} = \\ \textit{In} \mid \textit{Out} \end{array}
```

PortKind indicates the possible AADL port category. Event ports model interrupt signals or other notification-oriented messages without payloads. Data ports model shared memory between components or distributed memory services where an update to a distributed memory cell is automatically propagated to other components that declare access to the cell. Event data ports model asynchronous messages with payloads, such as in publish-subscribe frameworks). Definitions in XXX cross-reference PortState.thy XXX specify the state representation for storage associated with ports. Inputs to event and event data ports are buffered. The buffer sizes and overflow policies can be configured per port using standardized AADL properties. Inputs to data ports are not buffered; newly arriving data overwrites the previous value.

datatype PortKind =

```
Event \mid Data \mid EventData
```

The *PortDescr* includes the following fields

- name the printable name of the port for reporting and debugging purposes,
- id the unique identifier for the port, as generated by the HAMR code generator,
- compId the unique identifier for the component to which this port belongs,
- direction the direction of the port (in or out)
- kind the AADL port category for the port (event, data, or eventdata),
- size the size of the buffer associated with the port, as declared by the Queue_Size port property in the AADL model (see the AADL standard Section 8.3). When a size is not specified in the AADL model, the size value defaults to 1). Data ports always have a size of 1.

```
record PortDescr =
name :: string
id :: PortId
compId :: CompId
direction :: PortDirection
kind :: PortKind
size :: nat
urgency :: nat
```

1.2.1 Port Descriptor Well-formedness

A port descriptor is well-formed iff

- the queue size specified in the port descriptor is greater than 0.
- if the port is a data port, then its queue size must be equal to 1 (as specified in the AADL standard Section 8.3 (3)).

```
definition wf-PortDescr :: PortDescr \Rightarrow bool

where wf-PortDescr pd \equiv (PortDescr.size pd > 0)

\land (PortDescr.kind pd = Data \longrightarrow PortDescr.size pd = 1)
```

1.2.2 Helper Functions for Working with Ports and Port Descriptors

The following function can be used to abbreviate the declaration of port descriptors.

```
fun mkPortDescr where mkPortDescr n i ci d k s u
= (|name=n, id=i, compId=ci, direction=d, kind=k, size=s, urgency=u|)
```

The following helper functions query properties of ports as captured in port descriptors.

Is the port an input port?

```
fun isInPD :: PortDescr \Rightarrow bool where isInPD pd = (direction \ pd = In)

Is the port an output port?

fun isOutPD :: PortDescr \Rightarrow bool where isOutPD pd = (direction \ pd = Out)

Is the port a data port?

fun isDataPD :: PortDescr \Rightarrow bool where isDataPD pd = (kind \ pd = Data)

Is the port an event port?

fun isEventPD :: PortDescr \Rightarrow bool where isEventPD pd = (kind \ pd = Event)

Is the port an event data port?

fun isEventDataPD :: PortDescr \Rightarrow bool where isEventDataPD :: PortDescr \Rightarrow bool where isEventDataPD :: PortDescr \Rightarrow bool where isEventDataPD pd = (kind \ pd = EventData)
```

Is the port an event-like port? Note: we use the term *event-like* to refer to ports that are either event ports or event data ports. This combined reference is useful because event-like ports are queued and have similar port update semantics, whereas data ports are not queued.

```
fun isEventLikePD :: PortDescr \Rightarrow bool where isEventLikePD pd = ((kind pd = Event) \lor (kind pd = EventData))
```

1.3 Component Descriptors

Similar to port descriptors, Component Descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component. In the current formalization, only Thread components are represented. Therefore, properties included in the component descriptor pertain to AADL Thread components.

The following data type represents possible values of the AADL Dispatch_Protocol Thread property (See the AADL standard Section 5.4.2 (45). Periodic threads are dispatched at regular intervals as defined by the AADL Period property (time and associated timing properties are not represented currently). Sporadic threads are dispatched up the arrival of messages on event-like ports. The specific conditions for thread dispatching are formalized in DispatchLogic.thy XXXX cross reference XXXX. HAMR currently does not support the remaining AADL dispatch protocols (Aperiodic, Timed, Hybrid).

```
datatype DispatchProtocol = Periodic | Sporadic
```

The CompDescr includes the following fields

- name the printable name of the component for reporting and debugging purposes,
- id the unique identifier for the component, as generated by the HAMR code generator,

- portIds set of unique identifiers for the ports that are declared on the interface of the component, for the component to which this port belongs,
- dispatchProtocol the value of the AADL property Dispatch_Protocol for this (thread) component,
- dispatchTriggers the set of identifiers for event-like input ports that can act as dispatch triggers for this thread (for a longer discussion, see XXXX DispatchLogic.thy XXX),
- compVars the set of identifiers for variables that contribute to the behavior of the component, as specified by GUMBO contract declarations.

```
record CompDescr =
name :: string
id :: CompId
portIds :: PortIds
dispatchProtocol :: DispatchProtocol
dispatchTriggers :: PortIds
compVars :: Vars
```

1.3.1 Helper Functions for Working with Components and Component Descriptors

The following function can be used to abbreviate the declaration of component descriptors.

```
fun mkCompDescr where mkCompDescr n i pis dp dts v =  (name = n, id = i, portIds = pis, dispatchProtocol = dp, dispatchTriggers = dts, compVars = v)
```

The following helper functions query properties of components as captured in component descriptors.

Is the component a periodic thread?

```
fun isPeriodicCD :: CompDescr \Rightarrow bool where isPeriodicCD \ cd = (dispatchProtocol \ cd = Periodic)
Is the component a sporadic thread?
fun isSporadicCD :: CompDescr \Rightarrow bool where isSporadicCD \ cd = (dispatchProtocol \ cd = Sporadic)
```

1.4 Connections

Connections are represented as a map from a connection source PortId to a set of one or more target PortIds.

```
type-synonym \ Conns = (PortId, PortIds) \ map
```

1.5 Models

The complete static model consists of three maps (lookup tables):

- modelCompDescrs: associates component ids to component descriptors,
- modelPortDescrs: associates port ids to port descriptors,
- modelConns: associates each source port id to a set of target port ids to which it is connected.

```
record Model =
  modelCompDescrs :: (CompId, CompDescr) map
  modelPortDescrs :: (PortId, PortDescr) map
  modelConns :: Conns
```

A helper function for abbreviating the construction of model structures.

(I'm pretty sure I saw a built-in notation for this in the Isabelle tutorial (i.e., check to see if we can use the built in notation and avoid making our own everywhere.)

```
 \begin{array}{ll} \textbf{fun} \ \textit{mkModel} \ \textbf{where} \ \textit{mkModel} \ \textit{compdescrs} \ \textit{portdescrs} \ \textit{conns} = \\ (| \ \textit{modelCompDescrs} = \ \textit{compdescrs}, \ \ \textit{modelPortDescrs} = \ \textit{portdescrs}, \\ \textit{modelConns} = \ \textit{conns} \ ) \end{array}
```

1.6 Model Helper Functions

This section defines helper function for accessing model elements.

1.6.1 Model-wide Queries About Components and Ports

The first set of helper functions are queries across an entire model (not limited to a particular component).

Return the component identifiers in model m.

```
fun modelCIDs:: Model \Rightarrow CompId \ set
where modelCIDs \ m = dom \ (modelCompDescrs \ m)
Return the port identifiers in model m.

fun modelPIDs:: Model \Rightarrow PortId \ set
where modelPIDs:: Model \Rightarrow PortId \ set
where modelPIDs \ m = dom \ (modelPortDescrs \ m)

Does model m include a component (id) c?

fun inModelCID :: Model \Rightarrow CompId \Rightarrow bool
where inModelCID \ m \ c = (c \in modelCIDs \ m)

Does model m include a port (id) p?

fun inModelPID :: Model \Rightarrow PortId \Rightarrow bool
where inModelPID \ m \ p = (p \in modelPIDs \ m)

Does model m include a input port (id) p?

fun isInPID :: Model \Rightarrow PortId \Rightarrow bool
where isInPID \ m \ p = (direction \ (modelPortDescrs \ m \ \$ \ p) = In)
```

```
Does model m include an output port (id) p?
fun isOutPID :: Model \Rightarrow PortId \Rightarrow bool
 where is OutPID m p = (direction (modelPortDescrs <math>m \ \$ \ p) = Out)
Does model m include a port (id) p with queue capacity n?
fun isSizePID :: Model \Rightarrow PortId \Rightarrow nat \Rightarrow bool
 where isSizePID \ m \ p \ n = (size \ (modelPortDescrs \ m \ \$ \ p) = n)
Return the queue capacity of port (id) p in model m.
fun sizePID :: Model \Rightarrow PortId \Rightarrow nat
 where sizePID \ m \ p = (size \ (modelPortDescrs \ m \ \$ \ p))
Return the kind (data, event, event data) of port (id) p in model m.
\mathbf{fun} \ \mathit{kindPID} :: \ \mathit{Model} \Rightarrow \mathit{PortId} \Rightarrow \mathit{PortKind}
 where kindPID \ m \ p = (kind \ (modelPortDescrs \ m \ \$ \ p))
Does model m include a data port (id) p?
fun isDataPID :: Model \Rightarrow PortId \Rightarrow bool
 where isDataPID \ m \ p = (kindPID \ m \ p = Data)
Does model m include an event port (id) p?
fun isEventPID :: Model \Rightarrow PortId \Rightarrow bool
 where isEventPID \ m \ p = (kindPID \ m \ p = Event)
Does model m include an event data port (id) p?
fun isEventDataPID :: Model \Rightarrow PortId \Rightarrow bool
 where isEventDataPID \ m \ p = (kindPID \ m \ p = EventData)
Does model m include an event-like port (id) p?
fun isEventLikePID :: Model \Rightarrow PortId \Rightarrow bool
 where isEventLikePID \ m \ p = ((kindPID \ m \ p = Event) \lor (kindPID \ m \ p = EventData))
Return the urgency of port (id) p in model m.
fun urgencyPID :: Model \Rightarrow PortId \Rightarrow nat
 where urgencyPID \ m \ p = (urgency \ (modelPortDescrs \ m \ \$ \ p))
```

1.6.2 Queries About Ports Associated With a Specific Component

The second set of helper functions support queries about properties of a particular component, which can be indicated by its id (i.e. *CompId*) or component descriptor (i.e. *CompDescr*)

```
In model m, does component (id) c have a data port (id) p? 

fun isPortOfCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool

where isPortOfCIDPID \ m \ c \ p = (p \in (portIds \ ((modelCompDescrs \ m) \ \$ \ c)))
```

In model m, does component (descriptor) cd have a var (id) v?

```
fun isVarOfCD :: Model \Rightarrow CompDescr \Rightarrow Var \Rightarrow bool
 where isVarOfCD \ m \ cd \ v = (v \in (compVars \ cd))
In model m, does component (id) c have a var (id) v?
fun isVarOfCID :: Model \Rightarrow CompId \Rightarrow Var \Rightarrow bool
  where is VarOfCID \ m \ c \ v = is VarOfCD \ m \ ((modelCompDescrs \ m) \ \$ \ c) \ v
In model m, does component (descriptor) cd have an input port (id) p?
\mathbf{fun} \ \mathit{isInCDPID} :: \mathit{Model} \Rightarrow \mathit{CompDescr} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isInCDPID\ m\ cd\ p = (p \in (portIds\ cd) \land isInPD\ ((modelPortDescrs\ m)\ \$\ p))
In model m, does component (id) c have an input port (id) p?
fun isInCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isInCIDPID \ m \ c = isInCDPID \ m \ ((modelCompDescrs \ m) \ \ \ c)
In model m, does component (descriptor) cd have an output port (id) p?"
fun isOutCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 \mathbf{where} \ \mathit{isOutCDPID} \ \mathit{m} \ \mathit{cd} \ \mathit{p} = (\mathit{p} \in (\mathit{portIds} \ \mathit{cd}) \ \land \ \mathit{isOutPD} \ ((\mathit{modelPortDescrs} \ \mathit{m}) \ \$ \ \mathit{p}))
In model m, does component (id) c have an output port (id) p?"
fun isOutCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isOutCIDPID \ m \ c = isOutCDPID \ m \ ((modelCompDescrs \ m) \ \ \ c)
In model m, does component (descriptor) cd have a data port (id) p?"
\mathbf{fun} \ \mathit{isDataCDPID} :: \mathit{Model} \Rightarrow \mathit{CompDescr} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isDataCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isDataPD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have a data port (id) p?"
fun isDataCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 \mathbf{where}\ \mathit{isDataCIDPID}\ \mathit{m}\ \mathit{c} = \mathit{isDataCDPID}\ \mathit{m}\ (\mathit{modelCompDescrs}\ \mathit{m}\ \$\ \mathit{c})
In model m, does component (descriptor) cd have an event port (id) p?"
fun isEventCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
  where isEventCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isEventPD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have an event port (id) p?"
fun isEventCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isEventCIDPID \ m \ c = isEventCDPID \ m \ ((modelCompDescrs \ m) \ \$ \ c)
In model m, does component (descriptor) cd have an event-like port (id) p?"
fun isEventLikeCDPID :: Model <math>\Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isEventLikeCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isEventLikePD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have an event-like port (id) p?"
fun isEventLikeCIDPID :: Model <math>\Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isEventLikeCIDPID\ m\ c = isEventCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
```

```
In model m, does component (descriptor) cd have a input data port (id) p?"
fun isInDataCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isInDataCDPID \ m \ cd \ p = (p \in (portIds \ cd))
                           \land (let \ pd = ((modelPortDescrs \ m) \ \$ \ p)
                              in (isInPD \ pd \land isDataPD \ pd)))
In model m, does component (id) c have an input data port (id) p?"
fun isInDataCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isInDataCIDPID \ m \ c = isInDataCDPID \ m \ ((modelCompDescrs \ m) \ \ \ c)
In model m, does component (descriptor) cd have an input event-like port (id) p?"
fun isInEventLikeCDPID :: Model <math>\Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isInEventLikeCDPID \ m \ cd \ p = (p \in (portIds \ cd))
                           \land (let pd = ((modelPortDescrs m) \$ p)
                              in (isInPD \ pd \land isEventLikePD \ pd)))
In model m, does component (id) c have an input event-like port (id) p?"
fun isInEventLikeCIDPID :: Model <math>\Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isInEventLikeCIDPID\ m\ c = isInEventLikeCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
Return the ports belonging to component (id) c in model m.
fun portsOfCID :: Model \Rightarrow CompId \Rightarrow PortId set
 where portsOfCID m c = portIds ((modelCompDescrs m) \$ c)
Return the input ports belonging to component (id) c in model m.
fun inPortsOfCID :: Model \Rightarrow CompId \Rightarrow PortId set
 where inPortsOfCID \ m \ c = \{p \ . \ isInCIDPID \ m \ c \ p\}
Return the input data ports belonging to component (id) c in model m.
fun inDataPortsOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId set
 where inDataPortsOfCID \ m \ c = \{p \ . \ isInDataCIDPID \ m \ c \ p\}
Return the input event-like ports belonging to component (id) c in model m.
fun inEventLikePortsOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId \ set
 where inEventLikePortsOfCID\ m\ c = \{p\ .\ isInEventLikeCIDPID\ m\ c\ p\}
Return the dispatch triggers (port ids) belonging to component (id) c in model m.
fun dispatchTriggersOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId set
 where dispatchTriggersOfCID m c = dispatchTriggers ((modelCompDescrs m) \$ c)
```

1.7 Model Well-formedness Properties

We now define a collection of well-formedness properties for models. The notion of well-formed model (wf-Model) is defined as the conjunction of all of these properties.

When HAMR generates an Isabelle representation of an AADL, all of these properties are automatically proven.

Each port descriptor in the modelPortDescrs map is well-formed.

```
definition wf\text{-}Model\text{-}PortDescr :: Model <math>\Rightarrow bool where wf\text{-}Model\text{-}PortDescr m \equiv (\forall p \in dom \ (modelPortDescrs \ m). \ wf\text{-}PortDescr \ ((modelPortDescrs \ m) \ \$ \ p))
```

For each entry (p:: PortId, pd:: PortDescr) in the port descriptors map, the port id in the descriptor pd matches p.

```
definition wf-Model-PortDescrsIds :: Model <math>\Rightarrow bool

where wf-Model-PortDescrsIds <math>m \equiv (\forall p \in dom \ (modelPortDescrs \ m). \ p = PortDescr.id \ ((modelPortDescrs \ m) \ \ \ p))
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, the comp id in the descriptor cd matches c.

```
definition wf-Model-CompDescrsIds :: Model <math>\Rightarrow bool where wf-Model-CompDescrsIds <math>m \equiv (\forall c \in dom \ (modelCompDescrs \ m) \ . \ c = CompDescr.id \ ((modelCompDescrs \ m) \ \$ \ c))
```

For each entry (p:: PortId, pd:: PortDescr) in the port descriptors map, the comp id indicating the enclosing component for the port is in the domain of the component descriptors map.

```
definition wf-Model-PortDescrsCompId :: Model \Rightarrow bool where wf-Model-PortDescrsCompId m \equiv (\forall p \in dom \ (modelPortDescrs \ m). PortDescr.compId \ ((modelPortDescrs \ m) \ \ \ p) \in dom \ (modelCompDescrs \ m))
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, the port ids of component's contained ports are contained in the domain of the port descriptor map.

```
definition wf-Model-CompDescrsContainedPortIds :: Model \Rightarrow bool where wf-Model-CompDescrsContainedPortIds m \equiv (\forall c \in dom \ (modelCompDescrs \ m). \ (CompDescr.portIds \ ((modelCompDescrs \ m) \ \ \ c)) \subseteq dom \ (modelPortDescrs \ m))
```

For each pair of component ids c, d in the model, the sets of ids of ports belonging to those components are disjoint.

```
 \begin{array}{l} \textbf{definition} \ \textit{wf-Model-DisjointPortIds} :: \textit{Model} \Rightarrow \textit{bool} \\ \textbf{where} \ \textit{wf-Model-DisjointPortIds} \ m \equiv \\ (\forall \ c \in \textit{dom} \ (\textit{modelCompDescrs} \ m). \\ \forall \ d \in \textit{dom} \ (\textit{modelCompDescrs} \ m). \\ (c \neq d \longrightarrow ((\textit{CompDescr.portIds} \ ((\textit{modelCompDescrs} \ m) \ \$ \ c) \cap \textit{CompDescr.portIds} \ ((\textit{modelCompDescrs} \ m) \ \$ \ d)) = \{\}))) \\ \end{aligned}
```

For each entry (p:: PortId, s:: PortId set) in the connections map, the port id p and the port ids s=p1, ..., pn are in the domain of the port descriptor map.

```
definition wf-Model-ConnsPortIds :: Model <math>\Rightarrow bool

where wf-Model-ConnsPortIds m \equiv

(\forall p \in dom \ (modelConns \ m). \ (p \in dom \ (modelPortDescrs \ m))

\land \ ((modelConns \ m) \ \$ \ p) \subseteq dom \ (modelPortDescrs \ m))
```

For each entry (p:: PortId, s:: PortId set) in the connections map, p is an output port and the ports in p' in s are input ports and the port kinds of p and p' match.

```
definition wf-Model-ConnsPortCategories :: Model \Rightarrow bool

where wf-Model-ConnsPortCategories m \equiv (\forall p \in dom \ (modelConns \ m).(isOutPID \ m \ p) \land (\forall p' \in ((modelConns \ m) \ \$ \ p).(isInPID \ m \ p') \land (kindPID \ m \ p = kindPID \ m \ p')))
```

For each entry (p:: PortId, pd:: PortDescr) in the port map, if p is an in data port, then it has a size of at most one.

```
definition wf-Model-InDataPorts :: Model \Rightarrow bool

where wf-Model-InDataPorts m \equiv

(\forall p \in dom \ (modelPortDescrs \ m).

(isInPID \ m \ p) \land (isDataPD \ (modelPortDescrs \ m \ p))

\longrightarrow (sizePID \ m \ p) \leq 1)
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, if c is Sporadic, then cd's dispatchTriggers is non-empty. HAMR currently ignores dispatch trigger declarations in periodic ports. NOTE: the AADL standard does not require that dispatch triggers are declared in Sporadic threads. The standard specifies that, in the absence of dispatch trigger declarations in Sporadic threads, ALL event-like ports are treated as dispatch triggers by default. We do not include the logic for "by default". Instead, we assume that the HAMR Isabelle model generation strategy will look for any dispatch trigger declarations for the thread in the AADL model, and if no such declarations exist, the translation will explicitly insert in dispatchTriggers field in the CompDescr, a set containing the set of event-like input ports for the thread. This simplifies the logic in the Isabelle model and HAMR code-base.

```
definition wf-Model-SporadicComp :: Model \Rightarrow bool

where wf-Model-SporadicComp m \equiv

(\forall c \in dom \ (modelCompDescrs \ m). \ (isSporadicCD \ (modelCompDescrs \ m \ \ c))

\longrightarrow \ (dispatchTriggers \ (modelCompDescrs \ m \ \ c)) \neq empty)
```

The following top-level definition for well-formed models is the conjunction of the properties above.

```
 \begin{array}{l} \textbf{definition} \ \textit{wf-Model} :: \textit{Model} \Rightarrow \textit{bool} \\ \textbf{where} \ \textit{wf-Model} \ m \equiv \\ \textit{wf-Model-PortDescr} \ m \\ \land \ \textit{wf-Model-PortDescrsIds} \ m \\ \land \ \textit{wf-Model-CompDescrsIds} \ m \\ \land \ \textit{wf-Model-PortDescrsCompId} \ m \\ \land \ \textit{wf-Model-PortDescrsContainedPortIds} \ m \\ \land \ \textit{wf-Model-CompDescrsContainedPortIds} \ m \\ \land \ \textit{wf-Model-DisjointPortIds} \ m \\ \land \ \textit{wf-Model-ConnsPortCategories} \ m \\ \land \ \textit{wf-Model-InDataPorts} \ m \\ \land \ \textit{wf-Model-SporadicComp} \ m \\ \end{array}
```

Finiteness of models is implied by other wf conditions, e.g. wf-SystemSchedule, but might occasionally needed to be assumed explicitly.

```
definition finite-Model :: Model \Rightarrow bool

where finite-Model m \equiv finite (dom (modelCompDescrs m)) \land finite (dom (modelPortDescrs m))
```

1.8 Properties Derived from Well-formedness

```
lemma wf-model-implies-data-ports-capacity:
 assumes wf-m: wf-Model m
    and p-in-m: p \in dom \ (modelPortDescrs \ m)
    and p-is-dataport: isDataPID m p
   shows (sizePID \ m \ p) = 1
proof -
 from p-is-dataport have h1: (kind (modelPortDescrs m \$ p)) = Data by auto
 from wf-m have h2: wf-Model-PortDescr m unfolding wf-Model-def by auto
 from h2 have h3: wf-PortDescr ((modelPortDescrs m) $ p) by (simp add: p-in-m wf-Model-PortDescr-def)
 from h3 h1 show ?thesis by (simp add: wf-PortDescr-def)
qed
lemma
 assumes wf-m: wf-Model m
    and p-in-m: p \in dom \ (modelPortDescrs \ m)
    and p-is-dataport: isDataPID m p
   shows (sizePID \ m \ p) = 1
proof -
 from p-is-dataport have h1: (kind (modelPortDescrs \ m \ \$ \ p)) = Data \ by \ auto
 from wf-m have h3: wf-PortDescr ((modelPortDescrs m) $ p)
   by (auto simp add: p-in-m wf-Model-def wf-Model-PortDescr-def wf-PortDescr-def)
 from h3 h1 show ?thesis by (simp add: wf-PortDescr-def)
qed
lemma
\llbracket wf\text{-}Model\ m;\ isDataPID\ m\ p \rrbracket \implies p \in dom\ (modelPortDescrs\ m)
 apply (auto simp add: wf-Model-def wf-Model-PortDescr-def wf-PortDescr-def)
 sorry
```

end

Part II Runtime State and Behavior

Chapter 2

Representing AADL Runtime State Information

2.1 Variable States

Real-time tasks often have local state (e.g., variables declared within the source code of a thread) that are used to store values of input devices and intermediate results of task calculations. Because the AADL standard focus on architectural specifications it has no specification notation for thread-local variables. However, the BLESS AADL behavioral specification language has the ability to specify thread-local variables for threads, and the GUMBO contract language continues and extends the concept.

In GUMBO, thread entry point contracts specify real-time task behaviors in terms of pre/post-conditions that semantically are *relations* between input port values and values of thread-local variables at the time of thread dispatch to output port values and (possibly updated) values of thread-local variables at the time at which the thread completes its entry point computation.

In this Isabelle formalization, specifications of thread application logic are not "hard-wired" to GUMBO style contracts, but they are designed to be sufficient for representing GUMBO contracts. Accordingly, thread application logic behavior is defined in terms of relations as described above (see XXXX App.thy XXXX).

To support the above concepts, the representation of thread's state includes values of thread-local variables, e.g., as declared in GUMBO state declarations. When HAMR generates the Isabelle representation of threads, it will automatically generate from GUMBO state declarations a listing of thread-local variables in each threads CompDescr. Intuitively, each thread state includes a VarState field representing a "store" that maps each CompDescr specified local variables to values.

 $\begin{array}{c} \textbf{theory} \ \textit{VarState} \\ \textbf{imports} \ \textit{Main} \ \textit{Model SetsAndMaps} \\ \textbf{begin} \end{array}$

A VarState is used to represent the state of a thread's local variables whose value persist between thread dispatches.

A VarState is a map, associating a var id with a value of type 'a, representing the value of the variable.

The notion of application variable type and value is not fully developed at this point, so we parameterize the VarState of a type a representing a universal value type.

```
type-synonym 'a VarState = (Var, 'a) map
```

Currently, we do not have any conditions for well-formedness for a VarState. Later on, we will need to add conditions, e.g., to indicate stored values match a variable's type. So leave a placeholder for well-formedness.

```
definition wf-VarState-dom :: 'a VarState \Rightarrow Var set \Rightarrow bool where wf-VarState-dom vs vars \equiv (dom vs) = vars

definition wf-VarState :: 'a VarState \Rightarrow Var set \Rightarrow bool where wf-VarState vs vars \equiv vs-VarState-dom vs vars
```

 \mathbf{end}

2.2 Queues

In the AADL runtime, buffered storage for event and event data ports is represented using queues. To obtain a uniform storage representation for ports (which simplifies the semantics), our semantics also represents data port storage using queues, but well-formed properties will constrain data port queues to always have one element.

AADL port queues are of bounded size – the bound is specified using the Queue_Size port property in the AADL model, and this value is stored in the port descriptor data structure (the field *size*) defined in Model.thy.

This theory defines a *Queue* data type representation for AADL queues using Isabelle lists. The data type implements AADL's different *overflow handling protocols* that indicate what the semantics should be when clients attempt to insert a value into a full queue.

```
theory Queue
imports Main
begin
```

2.2.1 Structures

Define a datatype to represent the three options for AADL's port Overflow_Handling_Protocol (OHP) property. Add an additional Unbounded option for simplicity to be used when prototyping various aspects of the semantics.

```
datatype Strategy = DropEarliest | DropLatest | Error | Unbounded
(ToDo: reconcile the terms "Strategy", "Overflow Handling Protocol")
```

Define a record type to represent queue values with the following fields:

- error when the OHP is set to Error, this field is used to indicate that the queue is in an error state.
- buffer the representation of queue storage

record 'a Queue =

end

- capacity [static] the maximum number of elements that the buffer (queue) can hold. The value for this field should be equal to the Queue_Size port property in the AADL model (default is 1), which is held in the *PortDescr* from Model.thy. If the OHP is unbounded, this value is ignored.
- strategy [static] the OHP for the queue. The value for this field should be equal to the OHP port property in the AADL model (default is DropEarliest), which is held in the *PortDescr* from Model.thy

Fields marked *static* are set at the creation time for the record and do not "change" (are preserved as copies are made of the record) during system execution. An alternative design for the formalism would be to always have the Model/PortDescr available and reference the static fields directly from the model information.

```
error::bool
 buffer :: 'a list
 capacity :: nat
 strategy :: Strategy
(ToDo: double-check the terminology in the AADL standard and reconcile the terms "capacity", "size", "max-
size", etc. used in AADL standard, Model.thy, Queue.thy)
Create a queue initialised with given buffer, capacity and strategy
fun mk-queue :: 'a list \Rightarrow nat \Rightarrow Strategy \Rightarrow 'a Queue
 where mk-queue b \ c \ s = \{ error = False, buffer = b, capacity = c, strategy = s \}
Create a queue initialised with an empty buffer, capacity and strategy
fun mk-empty-queue :: nat \Rightarrow Strategy \Rightarrow 'a Queue
 where mk-empty-queue c s = (|error = False, buffer = [|, capacity = c, strategy = s|)
The following definitions define an order on list values.
instantiation list :: (equal) order
begin
fun less-eq-list where less-eq-list x y = (\exists z. \ x @ z = y)
fun less-list where less-list x y = (\exists z. \ x @ z = y \land z \neq [])
instance
proof
 \mathbf{fix}\ x\ y\ z\ ::\ 'a\ \mathit{list}
 show (x < y) = (x \le y \land \neg y \le x) by force
 show x \leq x by simp
 show x \leq y \Longrightarrow y \leq z \Longrightarrow x \leq z by fastforce
 show x \le y \Longrightarrow y \le x \Longrightarrow x = y by fastforce
qed
```

(ToDo Stefan: indicate ordering on lists are used in theory/proofs. Also explain what the Isabelle constructs above are, e.g., is this an instantiation of a type class?)

2.2.2 Well-formedness Definitions

A queue is well-formed if the length of the buffer conforms to the capacity value.

```
definition wf-Queue where wf-Queue q \equiv (0 < capacity \ q) \land (strategy \ q \neq Unbounded \longrightarrow length \ (buffer \ q) \leq capacity \ q)
```

2.2.3 Operations

This section defines operations on queues. Generally, the operations work on the buffer field of the record representing the queue.

```
Check if the queue is empty.
```

```
fun isEmpty :: 'a \ Queue \Rightarrow bool
where isEmpty \ q = (buffer \ q = [])
```

Check if the queue has exactly one element.

```
fun isOneElement :: 'a Queue \Rightarrow bool
where isOneElement q = (length (buffer q) = 1)
```

Return the head (first value) from the queue.

```
fun head :: 'a \ Queue \Rightarrow 'a

where head \ q = hd \ (buffer \ q)
```

Take the tail of a queue.

```
fun tail :: 'a \ Queue \Rightarrow 'a \ Queue
where tail \ q = q \ (| buffer := tl \ (buffer \ q) \ )
```

Enqueue a single value.

```
fun push :: 'a Queue \Rightarrow 'a \Rightarrow 'a Queue where
 push \ q \ a =
   (case strategy q of
     DropEarliest \Rightarrow
       (if length (buffer q) < capacity q)
         then q (| buffer:= buffer q @ [a] )
         else q (| buffer:= tl (buffer q) @ [a] |)
   \mid DropLatest \Rightarrow
       (if length (buffer q) < capacity q)
         then q (| buffer:= buffer q @ [a] )
         else q)
   \mid Error \Rightarrow
       (if\ length\ (buffer\ q)< capacity\ q
         then q (| buffer:= buffer q @ [a] )
         else q (| error:= True, buffer:= [] |)
   | Unbounded \Rightarrow q (| buffer:= buffer q @ [a] |)
```

Enqueue a list of values.

```
fun pushQueue :: 'a Queue \Rightarrow 'a list \Rightarrow 'a Queue where
 pushQueue \ q \ q' =
   (case strategy q of
     DropEarliest \Rightarrow
       q \mid buffer := drop (length (buffer q @ q') - capacity q) (buffer q @ q') \mid
   | DropLatest \Rightarrow
       q (| buffer:= take (capacity q) (buffer q @ q') |
   \mid Error \Rightarrow
       (if length (buffer q @ q') \leq capacity q
        then q (| buffer:= buffer q @ q' )
        else \ q \ (| error := True, \ buffer := [] \ ))
   | Unbounded \Rightarrow q (| buffer:= buffer q @ q' |)
Drop the first (head-side) n values from the queue.
fun drop :: nat \Rightarrow 'a \ Queue \Rightarrow 'a \ Queue
 where drop n \neq q \neq q ( buffer:= List.drop n (buffer q)
Remove all values from the queue.
fun clear :: 'a Queue \Rightarrow 'a Queue
 where clear \ q = q(|buffer:=[]|)
Set the queue buffer to a specific list of values (head corresponding to the first item in the list.
fun setBuffer :: 'a Queue \Rightarrow 'a list \Rightarrow 'a Queue
 where setBuffer q b = q (|buffer:= b|)
2.2.4
          Operation Properties
head Properties
lemma single-queue-head: buffer q = [a] \Longrightarrow head \ q = a
 by simp
tail Properties
tail frame properties. The tail doesn't change the error, capacity, or strategy fields.
lemma tail-frame-error: error (tail\ q) = error\ q
 by simp
lemma tail-frame-capacity: capacity (tail q) = capacity q
 by simp
lemma tail-frame-strategy: strategy (tail\ q) = strategy\ q
 by simp
tail preserves well-formedness.
lemma tail-wf:
 assumes wf-Queue q
 shows wf-Queue (tail q)
 using assms by (auto simp add: wf-Queue-def)
```

```
lemma single-queue-tail: buffer q = [a] \implies buffer (tail q) = []
 by simp
push Properties
push doesn't change the capacity field.
lemma push-frame-capacity: capacity (push q a) = capacity q
 by (cases\ (strategy\ q);\ simp)
push doesn't change the strategy field.
lemma push-frame-strategy: strategy (push q a) = strategy q
 by (cases\ (strategy\ q);\ simp)
Express the transformation of push on the buffer when the operation won't cause the capacity to be
exceeded.
{f lemma} push-within-capacity:
 assumes length (buffer q) < capacity q
 shows buffer (push \ q \ a) = buffer \ q \ @ [a]
 using assms by (cases (strategy q); simp)
Express the transformation of push on the error flag when the operation won't cause the capacity to be
exceeded.
lemma push-no-error:
 assumes length (buffer q) < capacity q
 shows error (push q a) = error q
 using assms by (cases (strategy q); simp)
lemma push-wf:
 assumes wf-Queue q
 shows wf-Queue (push q v)
using assms by (cases (strategy q); auto simp add: wf-Queue-def)
drop Properties
Queue.drop frame properties. The Queue.drop operation doesn't change the error, capacity, or strategy
lemma drop-frame-error: error (drop n q) = error q
 by simp
lemma drop-frame-capacity: capacity (drop n \ q) = capacity q
```

lemma drop-frame-strategy: $strategy (drop \ n \ q) = strategy \ q$

```
by simp
tail preserves well-formedness.
lemma drop-wf:
 assumes wf-Queue q
 shows wf-Queue (drop \ n \ q)
 using assms by (auto simp add: wf-Queue-def)
clear Properties
clear frame properties. The clear operation doesn't change the error, capacity, or strategy fields.
lemma clear-frame-error: error (clear q) = error q
 by simp
lemma clear-frame-capacity: capacity (clear q) = capacity q
 by simp
lemma clear-frame-strategy: strategy (clear q) = strategy q
 by simp
tail preserves well-formedness.
lemma clear-wf:
 assumes wf-Queue q
 shows wf-Queue (clear q)
 using assms by (simp add: wf-Queue-def)
setBuffer Properties
setBuffer frame properties. The setBuffer operation doesn't change the error, capacity, or strategy fields.
lemma setBuffer-frame-error: error (setBuffer q b) = error q
 by simp
lemma setBuffer-frame-capacity: capacity (setBuffer q b) = capacity q
 by simp
lemma setBuffer-frame-strategy: strategy (setBuffer q b) = strategy q
setBuffer preserves well-formedness.
lemma setBuffer-wf:
 assumes wf-Queue q
   and length b \leq capacity q
  shows wf-Queue (setBuffer q b)
 using assms by (simp add: wf-Queue-def)
```

 \mathbf{end}

2.3 Port States

An AADL thread communicates with other threads over ports. Each port has some type of storage associated with it: a data port has a memory slot to hold a single value, an event data port has a queue/buffer to hold messages, and an event port has a queue/buffer to hold signals (null messages) indicating the presence of an event. To simplify the semantics, we represent the storage for every kind of port using a queue defined in Queue.thy. Queues associated with data ports will be constrained to always have size one.

The runtime needs to be able to associate a model-declared port to storage storage for the port. In HAMR, this is implemented by associating a PortId to a queue data structure. In this semantics mechanization, we introduce the type PortState - a mapping from PortId to Queue to realize that association for each thread. For simplicity, we provide separate PortStates for input and output ports. Further, Hatcliff-al:ISOLA22 argued that the AADL runtime semantics implies that there is a distinction between the application's view of a port's state, and the communication infrastructure's view of a port's state (see, for example, Section 8.3.1 (7) of the standard). Thus, a ThreadState will include four PortState structures:

- iin infrastructure input port state (representing the infrastructure's view of input ports)
- ain application input port state (representing the thread application logic's view of input ports)
- *aout* application output port state (representing the thread application logic's view of output ports)
- iout infrastructure output port state (representing the infrastructure's view of output ports)

The PortState.thy theory provides:

- the definition of a port state data structure
- definitions of well-formed port states
- operations on port states
- properties/proofs that operations preserve well-formedness

The theory depends on SetsAndMaps.thy for the map type that implements the port state, Queue.thy for storage for each port, and Model.thy to provide the basis for well-formedness (i.e., the contents of the port states are aligned with the port declarations in the model).

theory PortState
imports Main SetsAndMaps Queue Model
begin

2.3.1 Structures

A *PortState* maps *PortIds* to queues. Intuitively, each port state applies to a particular set of *PortIds* (e.g., the input ports of a particular thread). We will use the Isabelle Map type *dom* (domain) operation to determine the set of *PortIds* that the port state supports. "Unsupported"/"Non-applicable" ports are not in the domain, while "supported" ports are always bound to a queue value.

type-synonym 'a PortState = (PortId, 'a Queue) map

2.3.2 Well-formedness Definitions

A *PortState* is well-formed wrt some set of PortIds if its domain is equal to the set of PortIds. This concept is used to show that common operations on port state maintain a domain that is aligned with a set of ports declared in a component (e.g., all input ports of the component).

```
definition wf-PortState-dom :: PortId set \Rightarrow 'a \ PortState \Rightarrow bool where wf-PortState-dom pids ps \equiv (dom \ ps) = pids
```

A PortState is well-formed if every PortId in the port state is associated with a well-formed $Queue\ q$ (as defined in Queue.thy) and the capacity of the q is equal to the model-declared size of the queue as found in the model $PortDescr\ pd$.

```
definition wf-PortState-queue :: Model \Rightarrow PortId \Rightarrow 'a Queue \Rightarrow bool where wf-PortState-queue m p q \equiv let pd = (modelPortDescrs <math>m) \ p in (wf-Queue q \land capacity \ q = size \ pd)
```

ToDo: Add well-formedness properties that constrain the strategy fields to match what is in the port descr for the port.

definition wf-PortState-queues :: Model \Rightarrow PortId set \Rightarrow 'a PortState \Rightarrow bool where

```
wf-PortState-queues m pids ps \equiv \forall p \in pids. let q = (ps \ p)
in \ wf-PortState-queue m p q
```

The following definition conjoins the well-formedness properties above.

```
definition wf-PortState :: Model \Rightarrow PortId set \Rightarrow 'a PortState \Rightarrow bool where <math>wf-PortState m \ pids \ ps \equiv wf-PortState-dom \ pids \ ps \land wf-PortState-queues \ m \ pids \ ps
```

The following helper lemmas establish properties of elements (queues, buffers) that below to well-formed port states. These are used in proofs that operations on port states preserve well-formedness.

```
lemma wf-PortState-implies-wf-PortState-queue:

assumes wf-ps: wf-PortState m dom-pids ps

and p-in-dom: p \in dom-pids

shows wf-PortState-queue m p (ps \$ p)

using wf-ps p-in-dom

by (simp\ add:\ wf-PortState-def wf-PortState-queues-def)
```

2.3.3 Operations

We define a number of helper functions for working with port states. As a naming convention, operations with "PID" in the name take a *PortId* argument as a reference to a port; operations with "PD" in the name to a *PortDescr* as a reference to a port.

Accessor Operations

Accessor operators implement queries about the aggregate port state or individual ports. These do not perform logical updates of the port state.

Does port state ps map port identifier PortId to some queue?

```
fun portDefinedPID :: 'a PortState <math>\Rightarrow PortId \Rightarrow bool

where portDefinedPID ps p = (p \in dom ps)
```

Does port state ps associate a non-empty queue with port identifier PortId? (i.e., is data available in the port storage?)

```
fun dataAvailablePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow bool

where dataAvailablePID ps p = (\exists q . ps p = Some(q) \land \neg isEmpty q)
```

Given a port state ps, return the set of port ids for which there is data available (i.e., the set of port ids that are associated with non-empty queues.

```
fun dataAvailablePorts :: 'a PortState \Rightarrow PortId set
where dataAvailablePorts ps = \{p . dataAvailablePID ps p\}
```

Does the port state ps have any queues that have data available?

```
fun dataUnavailable :: 'a PortState \Rightarrow bool
where dataUnavailable ps = (\forall p \in dom \ ps. \ \forall \ q. \ ps \ p = Some(q) \longrightarrow isEmpty \ q)
```

Does the port state ps have data available on all ports in the set pids?

```
fun readyPIDs :: 'a \ PortState \Rightarrow PortId \ set \Rightarrow bool
where readyPIDs \ ps \ pids = (\forall \ p \in pids. \ dataAvailablePID \ ps \ p)
```

Return the first value from p's queue within port state ps.

```
\begin{array}{ll} \mathbf{fun} \ \mathit{portHeadPID} :: 'a \ \mathit{PortState} \Rightarrow \mathit{PortIId} \Rightarrow 'a \\ \mathbf{where} \ \mathit{portHeadPID} \ \mathit{ps} \ \mathit{p} = \mathit{head} \ (\mathit{ps} \ \$ \ \mathit{p}) \end{array}
```

Return the entire buffer of p's queue with port state ps.

```
fun portBufferPID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a \ list

where portBufferPID \ ps \ p = buffer \ (ps \ \ p)
```

Transformer Operations

Transformer operation perform logical updates of the port states. Sections that follow will prove well-formedness preservation properties for these.

Transform the port state ps by replacing p's queue with queue q.

```
fun portReplacePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a Queue \Rightarrow 'a PortState where portReplacePID (ps::'a PortState) p = ps(p \mapsto q)
```

Transform the port state ps by replacing p's buffer with queue b, leaving the rest of queue (the static properties and error state) unchanged.

```
fun portReplaceBufferPID :: 'a PortState \Rightarrow PortId \Rightarrow 'a list \Rightarrow 'a PortState where portReplaceBufferPID (ps::'a PortState) p b = (let q-pre = (ps \$ p) in — get the current q let q-post = setBuffer q-pre b in — update the queue with a new buffer ps(p \mapsto q-post))
```

Transform the port state ps by dequeuing one value from each of the ports in the set pids?

```
fun portDequeuePIDs :: 'a PortState <math>\Rightarrow PortId set \Rightarrow 'a PortState 
where portDequeuePIDs portState = portDequeuePID
```

Transform the port state ps by dequeuing one value from the port p?

```
fun portDequeuePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a PortState

where portDequeuePID ps p = ps(p \mapsto tail (ps \$ p))
```

Transform the port state ps by enqueueing a value v into p's queue.

```
fun portEnqueuePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a \Rightarrow 'a PortState

where portEnqueuePID ps p v = ps(p \mapsto push (ps \$ p) v)
```

Transform the port state ps by clearing all the queue buffers in the set of ports pids's.

```
fun clearAll :: PortId set \Rightarrow 'a PortState \Rightarrow 'a PortState

where clearAll \ pids \ ps = (\lambda p. \ if \ p \in pids \ then \ Some \ (clear \ (ps \ p)) \ else \ ps \ p)
```

The following property provides a "sanity check" on a couple of the operations above: enqueueing a value and then dequeueing yields an identical queue value.

```
lemma portEngueueDequeue-empty:
 assumes avail: portDefinedPID ps p
    and capa: capacity (ps \$ p) > 0
    and empty: isEmpty (ps \$ p)
   shows portDequeuePID (portEnqueuePID ps p x) p = ps
 have \forall q \in dom \ ps. \ portDequeuePID \ (portEnqueuePID \ ps \ p \ x) \ p \ q = ps \ q
 proof
   \mathbf{fix} \ q
   \mathbf{assume}\ q\in\mathit{dom}\ \mathit{ps}
   show portDequeuePID (portEnqueuePID ps p x) p q = ps q
   proof (cases p = q)
    obtain e b c s where h0: ps p = Some (| error= e, buffer= b, capacity= c, strategy = s |)
      by (metis Queue.cases avail domD portDefinedPID.elims(2))
    have h1: b = []
      using empty h0 by fastforce
    have h6: length [] < capacity (ps <math> p) 
      using capa by fastforce
    have h4: buffer (push (ps \$ p) x) = [x]
      by (metis append-Nil capa empty is Empty.elims(2) list.size(3) push-within-capacity)
    have h5: error (push (ps \$ p) x) = error (ps \$ p)
      by (metis capa empty isEmpty.simps list.size(3) push-no-error)
    have h7: error (ps \$ p) = e
      by (simp \ add: h0)
    have h2: portEnqueuePID ps p x p = Some(push (ps $ p) x)
    have h2: portEnqueuePID ps p x p = Some (| error = e, buffer = [x], capacity = c, strategy = s |)
      using h0 h1 h2 h4 h5
        map-some-val-given[of ps p (| error= e, buffer= b, capacity= c, strategy = s ))]
```

```
by (smt (verit, ccfv-threshold) Queue.equality Queue.select-convs(1) Queue.select-convs(2)
        Queue.select-convs(3) Queue.select-convs(4) old.unit.exhaust push-frame-capacity
       push-frame-strategy)
   have h3: portDequeuePID (portEnqueuePID ps p x) p p =
            Some (error = e, buffer = b, capacity = c, strategy = s)
     using h1 h2 by auto
   then show ?thesis
     using h\theta by force
  \mathbf{next}
   {f case} False
   then show ?thesis
     by simp
  qed
qed
thus ?thesis
by (metis avail fun-upd-triv fun-upd-upd portDefinedPID.elims(2) portDequeuePID.elims portEnqueuePID.elims)
```

2.3.4 Operation Properties

portReplacePID operation preserves well-formedness

If we perform portReplacePID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
lemma portReplacePID-preserves-wf-PortState-dom:

assumes wf-ps-dom: wf-PortState-dom dom-pids ps

and p-in-dom: p \in dom\text{-pids}

shows wf-PortState-dom dom-pids (portReplacePID ps p q)

using wf-ps-dom p-in-dom

by (auto simp add: wf-PortState-dom-def)
```

 $\mathbf{lemma}\ portReplacePID\text{-}preserves\text{-}wf\text{-}PortState:$

If we perform portReplacePID for port id p that exists within well-formed port state ps and the new queue is also well-formed with respect to the model, then the queues in the resulting port state all well-formed with respect to the model.

```
lemma portReplacePID-preserves-wf-PortState-queues:
assumes wf-ps: wf-PortState m dom-pids ps
and p-in-dom: p \in dom-pids and wf-ps-queue: wf-PortState-queue m p q
shows wf-PortState-queues m dom-pids (portReplacePID ps p q)
using wf-ps — assume we start with well-formed port states
p-in-dom
wf-ps-queue — assume the new value of the queue is well-formed
wf-PortState-queue-def — well-formedness definitions and associated properties
wf-PortState-implies-wf-PortState-queue
by fastforce
portReplacePID preserves port state well-formedness.
```

```
assumes wf-ps: wf-PortState \ m \ dom-pids \ ps and p-in-dom: p \in dom-pids and wf-ps-queue: wf-PortState-queue \ m \ p \ q shows wf-PortState \ m \ dom-pids \ (portReplacePID \ ps \ p \ q) using wf-ps- assume we start with well-formed port states p-in-dom wf-ps-queue — assume the new value of the queue is well-formed portReplacePID-preserves-wf-PortState-dom — previous theorems portReplacePID-preserves-wf-PortState-queues wf-PortState-def — primary \ definition by blast
```

portReplaceBufferPID operation preserves well-formedness

If we perform portReplaceBufferPID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
 \begin{array}{ll} \textbf{lemma} \ portReplaceBufferPID-preserves-wf-PortState-dom: \\ \textbf{assumes} \ wf-ps-dom: \ wf-PortState-dom \ dom-pids \ ps \\ \textbf{and} \ p-in-dom: \ p \in dom-pids \\ \textbf{shows} \ wf-PortState-dom \ dom-pids \ (portReplaceBufferPID \ ps \ p \ b) \\ \textbf{using} \ wf-ps-dom \ p-in-dom \\ \textbf{by} \ (auto \ simp \ add: \ wf-PortState-dom-def) \\ \end{array}
```

****Update***** If we perform portReplaceBufferPID for port id p that exists within well-formed port state ps and the new queue is also well-formed with respect to the model, then the queues in the resulting port state all well-formed with respect to the model.

```
{\bf lemma}\ port Replace Buffer PID-preserves-wf-Port State-queues:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    and b-wf: length b \leq (sizePID \ m \ p)
   shows wf-PortState-queues m dom-pids (portReplaceBufferPID ps p b)
 using wf-ps — assume we start with well-formed port states
      p-in-dom
      b-wf — assume the new value of the buffer is well-formed
      wf-PortState-queue-def — well-formedness definitions and associated properties
      wf-PortState-queues-def
      wf	ext{-}PortState	ext{-}implies	ext{-}wf	ext{-}PortState	ext{-}queue
      setBuffer-wf — setting wf buffer within wf queue produces wf queue
 \mathbf{by}\ \mathit{fastforce}
portReplacePID preserves port state well-formedness.
{f lemma}\ portReplaceBufferPID	engreeneves	engreeneves	engreeneves
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    and b-wf: length b \leq (sizePID \ m \ p)
   shows wf-PortState \ m \ dom-pids \ (portReplaceBufferPID \ ps \ p \ b)
 using wf-ps — assume we start with well-formed port states
      p-in-dom
```

```
b\text{-}wf — assume the new buffer is well-formed wrt queue capacity portReplaceBufferPID\text{-}preserves\text{-}wf\text{-}PortState\text{-}dom — previous theorems portReplaceBufferPID\text{-}preserves\text{-}wf\text{-}PortState\text{-}queues wf\text{-}PortState\text{-}def — primary definition by blast
```

portDequeuePID operation preserves well-formedness

If we perform portDequeuePID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
lemma portDequeuePID-preserves-wf-PortState-dom:

assumes wf-ps-dom: wf-PortState-dom dom-pids ps

and p-in-dom: p \in dom\text{-pids}

shows wf-PortState-dom dom-pids (portDequeuePID ps p)

using wf-ps-dom p-in-dom

by (auto simp add: wf-PortState-dom-def)
```

If we perform portDequeuePID for port id p that exists within port state ps, then the resulting queue is well-formed.

```
lemma portDequeuePID-preserves-wf-PortState-queue:
    assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    shows wf-PortState-queue m p ((portDequeuePID ps p) $p)

proof —
from wf-ps p-in-dom have wf-operand-queue: wf-PortState-queue m p (ps $p)
    by (rule wf-PortState-implies-wf-PortState-queue)
    show ?thesis
    using wf-operand-queue
        tail-wf
        wf-PortState-queue-def
        by fastforce

qed
```

All the other queues within the port state ps not operated on by portDequeuePID are unchanged.

```
lemma portDequeuePID-frame: assumes wf-ps: wf-PortState m dom-pids ps and p-in-dom: p \in dom\text{-pids} shows \forall p' \in dom\text{-pids} - \{p\}. ((portDequeuePID \ ps \ p) \ p') = ps \ p' by simp
```

If we perform portDequeuePID for port id p that exists within port state ps, then all the queues in the resulting port state are well-formed.

```
lemma portDequeuePID-preserves-wf-PortState-queues:

assumes wf-ps: wf-PortState m dom-pids ps

and p-in-dom: p \in dom-pids

shows wf-PortState-queues m dom-pids (portDequeuePID ps p)

using wf-ps — assume we start with well-formed port states
```

```
CHAPTER 2. REPRESENTING AADL RUNTIME STATE INFORMATION
                                                                                                    31
     wf-PortState-queues-def — ..which implies that we have well-formed queues
     wf-PortState-implies-wf-PortState-queue — ... which implies that the argument to dequeue is well-formed
     portDequeuePID-preserves-wf-PortState-queue — ..and dequeue produces a well-formed queue
 by fastforce
portDequeuePID preserves port state well-formedness.
lemma pdeg-preserves-wf-PortState:
assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState m dom-pids (portDequeuePID ps p)
 using wf-ps p-in-dom
     portDequeuePID-preserves-wf-PortState-dom
     portDequeuePID-preserves-wf-PortState-queues
     wf-PortState-def
   by blast
portEnqueuePID operation preserves well-formedness
If we perform portEngueuePID for port id p that exists within port state ps, then the resulting port state
has the same domain.
\mathbf{lemma}\ portEnqueuePID-preserves-wf-PortState-dom:
 assumes wf-ps-dom: wf-PortState-dom dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState-dom dom-pids (portEnqueuePID ps p v)
using wf-ps-dom p-in-dom
 by (auto simp add: wf-PortState-dom-def)
If we perform portEnqueuePID for port id p that exists within port state ps, then the resulting queue is
```

well-formed.

```
{\bf lemma}\ portEnqueue PID-preserves-wf-PortState-queue:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState-queue m p ((portEnqueuePID ps p v) $ p)
proof -
 from wf-ps p-in-dom have wf-operand-portstate-queue: wf-PortState-queue m p (ps \$ p)
  by (rule wf-PortState-implies-wf-PortState-queue)
 from p-in-dom wf-operand-portstate-queue
 have wf-result-push-queue: wf-Queue (push (ps p v)
  using push-wf wf-PortState-queue-def
  by metis
 from p-in-dom wf-result-push-queue
 have wf-result-queue: wf-Queue ((portEnqueuePID ps p v) p
  using push-wf p-in-dom wf-operand-portstate-queue
  by simp
 have capacity-preserved: capacity ((portEnqueuePID ps p v) p = capacity (ps p p)
  using p-in-dom push-frame-capacity
  by (metis fun-upd-same map-some-val-given portEnqueuePID.simps)
```

```
\begin{array}{ll} \textbf{from} \ p\text{-}in\text{-}dom \ wf\text{-}operand\text{-}portstate\text{-}queue \ wf\text{-}result\text{-}queue \ capacity\text{-}preserved \\ \textbf{show} \ ?thesis \\ \textbf{by} \ (metis \ wf\text{-}PortState\text{-}queue\text{-}def) \\ \textbf{ped} \end{array}
```

If we perform portEnqueuePID for port id p that exists within well-formed port state ps, then the queues in the resulting port state all well-formed with respect to the model.

```
{f lemma}\ portEnqueue PID	entry - preserves	entry - VortState	entry - queues:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
   shows wf-PortState-queues m dom-pids (portEnqueuePID ps p v)
 using wf-ps — assume we start with well-formed port states
      p-in-dom
      portEnqueuePID-preserves-wf-PortState-queue
      wf-PortState-def
      wf-PortState-queues-def — well-formedness definitions and associated properties
 by (smt (verit, best) fun-upd-apply map-qet-def portEngueuePID.simps)
portEngueuePID preserves port state well-formedness.
lemma portEngueuePID-preserves-wf-PortState:
assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
   shows wf-PortState m dom-pids (portEnqueuePID ps p v)
 using wf-ps p-in-dom — assumptions
      portEnqueuePID-preserves-wf-PortState-dom — lemmas showing subproperties of wf preserved
      portEnqueuePID-preserves-wf-PortState-queues
      wf-PortState-def — definition of well-formedness
 by metis
```

end

2.4 Thread States

The state of a thread includes the state of its ports, local variables, and its dispatch status (a structure indicating what caused the dispatch of the thread and what input ports are currently frozen).

A thread's state changes due to:

- execution of the thread's entry points, with the semantics of execution being reflected in the application logic (see App.thy) for each entry point. Entry point execution may change the application view of the input and output port states and local variables.
- communication actions in the communication infrastructure. This may change the infrastructure view of the input ports (e.g., as messages arrive at the thread's inputs) and output ports (e.g., as messages are released from the thread onto the communication substrate).
- execution of AADL run-time services as the thread changes its scheduling state. This includes the transfer port values from infrastructure input ports to application input ports via the ReceiveInput

RTS – "freezing" the application's view of the input ports, as well as the transfer of port values from application output ports to infrastructure output ports via the SendOutput RTS.

Other theories will prove that, regardless of state changes, the thread state will always be well-formed according to the definitions in this theory.

This theory defines:

- the structure of a thread state.
- notions of well-formedness for a thread state, and
- a characterization of the valid initial states for a thread.

The theory imports SetsAndMaps.thy to represent basic structures, Models.thy to supply variable and port identifiers and to the align the variable states and port states with model declarations to achieve well-formedness, and VarState.thy and PortState.thy to provide the representations of variable state and port state.

```
theory ThreadState
imports Main SetsAndMaps Model VarState PortState
begin
```

2.4.1 Structures

The AADL standard presents "dispatch status" as information that the thread application code can access to find out what triggered the dispatch of the thread (in particular, for sporadic dispatch protocol, which input event-like port had an event arrival that triggered the dispatch). However, the standard does not fully specify the concept.

The following datatype defines our interpretation of the dispatch status.

```
datatype DispatchStatus =
  NotEnabled
  | Periodic PortIds
  | Sporadic PortId * PortIds
```

The "Periodic" alternate of the datatype indicates that the thread is currently executing due to a periodic dispatch and the accompanying PortIds indicates the set of input ports that have had their values frozen (by the invocation of the ReceiveInput RTS). The "Sporadic" alternate of the datatype indicates that the thread is currently executing due to a sporadic dispatch that has been triggered by the arrival of a message on the port indicated by PortId and the accompanying PortIds indicates the set of input ports that have had their values frozen. According to the AADL standard, the thread application code should never access any port whose values are not frozen (the rationale is that such an access could result in a race condition). The condition that the thread (and, in HAMR, an accompanying GUMBO contract) must not access an unfrozen port should be enforced by static checks on the program code and contract specification. For more information about how this semantics interprets the standard's approach to "freezing input ports", see DispatchLogic.thy.

The "NotEnabled" alternate is more a technical choice of the semantics design. The thread application code would never see this alternate since if the thread is not enabled, the application code would not be running. We have added this alternative to give the runtime system a value that the dispatch status

field of the thread state can be set to when the thread is not executing. Another alterative might be to have the status field set to the most recent dispatch status value or some other default value.

Given a dispatch status value, the following helper function returns the set of input ports whose values are frozen. These form the conceptual "port inputs" to the application logic during that particular dispatch of the thread.

```
\begin{array}{l} \textbf{fun } \textit{dispatchInputPorts} :: \textit{DispatchStatus} \Rightarrow \textit{PortIds } \textbf{where} \\ \textit{dispatchInputPorts } \textit{NotEnabled} = \{\} \\ | \textit{dispatchInputPorts } (\textit{Periodic } ps) = ps \\ | \textit{dispatchInputPorts } (\textit{Sporadic } (\textit{-, } ps)) = ps \end{array}
```

The following helper predicate is used in thread state well-formedness definitions. It holds when p is a port id mentioned any where in the dispatch status. Such a port id should appear in the set of input port ids for a thread.

```
fun disp-elem:: DispatchStatus \Rightarrow PortId \Rightarrow bool where
disp-elem ds p = (case \ ds \ of \ NotEnabled \Rightarrow False
| \ Periodic \ portset \Rightarrow p \in portset
| \ Sporadic \ (p',portset) \Rightarrow ((p = p') \lor p \in portset))
```

The runtime state of the thread consists of the following elements. For further motivation and rationale, see Hatcliff-al:ISOLA22. The justification for the *PortState* fields of the *ThreadState* is also summarized in PortState.thy.

- tvar the state of the thread's local variables
- iin infrastructure input port state (representing the infrastructure's view of input ports)
- ain application input port state (representing the thread application logic's view of input ports)
- aout application output port state (representing the thread application logic's view of output ports)
- iout infrastructure output port state (representing the infrastructure's view of output ports)
- ullet disp the current dispatch status of the thread

```
record 'a ThreadState =
infi :: 'a PortState
appi :: 'a PortState
appo :: 'a PortState
info :: 'a PortState
tvar :: 'a VarState
disp :: DispatchStatus
```

The following function helps abbreviate the construction of a thread state.

```
fun tstate where tstate ii ai ao io tv ds = (|infi=ii, appi=ai, appo=ao, info=io, tvar=tv, disp=ds)
```

2.4.2 Well-formedness Definitions

In general, thread state well-formedness definitions specify that the things (vars, ports) that we are manipulating in the state for a thread t are aligned with things that we declared in the model for t. (e.g., the thread state does not include a queue for a port that was not declared for the thread in the model, and conversely, every port that was declared for this thread in the model has a queue associated with it). First, well-formedness conditions for each of the thread state elements are specified. Then, the well-formedness condition for the entire thread state is defined as a conjunction of these properties.

Well-formed Thread State Elements

```
definition wf-ThreadState-tvar:: Model \Rightarrow CompId \Rightarrow ('a\ VarState) \Rightarrow bool\ where wf-ThreadState-tvar m\ c\ vs \equiv wf-VarState vs\ \{v\ .\ isVarOfCID\ m\ c\ v\}
```

The infi component of a ThreadState (input infrastructure port map) is well formed when the domain of the infi port map is equal to the set of input ports for the thread declared in the model. Intuitively, each of the declared "in" ports for the thread (according to the model) is associated with a infrastructure message queue, (and there are no "extra" ports in the map).

```
definition wf-ThreadState-infi:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where wf-ThreadState-infi m\ c\ ps \equiv wf-PortState m\ \{p\ .\ isInCIDPID\ m\ c\ p\}\ ps
```

The definitions below for other port-state elements are similar.

```
definition wf-ThreadState-appi:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where wf-ThreadState-appi m\ c\ ps \equiv wf-PortState m\ \{p\ .\ isInCIDPID\ m\ c\ p\}\ ps
```

```
definition wf-ThreadState-appo:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where wf-ThreadState-appo m\ c\ ps \equiv wf-PortState\ m\ \{p\ .\ isOutCIDPID\ m\ c\ p\}\ ps
```

```
definition wf-ThreadState-info:: Model \Rightarrow CompId \Rightarrow ('a PortState) \Rightarrow bool where wf-ThreadState-info m c ps \equiv wf-PortState m \{p . isOutCIDPID m c p\} ps
```

If p is mentioned in the dispatch status of ts, then it must be an input port of c. ToDo: constrain to dispatch triggers, also check the relationship between p' and portset in the Sporadic case.

```
definition wf-ThreadState-disp:: Model \Rightarrow CompId \Rightarrow DispatchStatus \Rightarrow bool where wf-ThreadState-disp m \ c \ ds \equiv (\forall \ p. \ disp-elem \ ds \ p \longrightarrow isInCIDPID \ m \ c \ p)
```

Well-formed Thread States

```
 \begin{array}{l} \textbf{definition} \ \textit{wf-ThreadState} :: \ \textit{Model} \Rightarrow \textit{CompId} \Rightarrow ('a \ \textit{ThreadState}) \Rightarrow \textit{bool} \\ \textbf{where} \ \textit{wf-ThreadState} \ \textit{m} \ \textit{t} \ \textit{ts} \equiv \\ (\textit{wf-ThreadState-infi} \ \textit{m} \ \textit{t} \ (\textit{infi} \ \textit{ts})) \land \\ (\textit{wf-ThreadState-appi} \ \textit{m} \ \textit{t} \ (\textit{appi} \ \textit{ts})) \land \\ (\textit{wf-ThreadState-appo} \ \textit{m} \ \textit{t} \ (\textit{appo} \ \textit{ts})) \land \\ (\textit{wf-ThreadState-info} \ \textit{m} \ \textit{t} \ (\textit{info} \ \textit{ts})) \land \\ (\textit{wf-ThreadState-tvar} \ \textit{m} \ \textit{t} \ (\textit{tvar} \ \textit{ts})) \land \\ (\textit{wf-ThreadState-disp} \ \textit{m} \ \textit{t} \ (\textit{disp} \ \textit{ts})) \\ \end{array}
```

2.4.3 Initial Thread States

Characterizing system execution, e.g., in terms of traces, requires some notion of initial system state, which in turn requires some notion of initial thread state. This section provides definitions characterizing initial thread states. Following AADL's philosophy of a system Initialization phase, the Initialize entry point for each thread should provide the initial state of the thread that will be seen in the "normal" AADL system Compute phase by the thread's application code. However, from a technical standpoint in the semantics, we need an initial state for the Initialization phase (which is what is provided in this section). Since the code of an thread Initialize entry point should never read the initial values of thread local variables nor the initial values of ports, the semantics of the thread's application logic should not be dependent on the initial thread state. Thus, we have some freedom regarding what we choose as the initial state (particular for variables). The AADL standard implicitly assumes that all port queues start out empty. So that is reflected in the definitions below. For variables, we currently choose an arbitrary default value for variables. This implies that the current definitions will yield a single unique initial state. However, since Initialize entry point application code should initialize all local variables, it would also be appropriate in the semantics to leave the tvar thread state component with arbitrary values for each of the local variables declared for the thread (yielding a family of initial states for a thread).

Other aspects of the initial state predicates reference the well-formed state predicates to ensure that the domains used in variable value and port value maps match the model declarations.

Currently, we instantiate the universal data type to int and use θ : 'a for the default variable value.

```
definition default-value:: int where default-value \equiv 0
```

The *tvar* component of an initial state is well-formed wrt the model, and the value of each variable is the default value.

```
definition initial-ThreadState-tvar:: Model \Rightarrow CompId \Rightarrow int ThreadState \Rightarrow bool where initial-ThreadState-tvar m c ts \equiv (wf\text{-}ThreadState\text{-}tvar m c (tvar ts)) \land (\forall v \in dom (tvar ts) . (tvar ts) v = Some(default\text{-}value))
```

For each port state component of the thread state, the port state should be well-formed wrt the model and should be associated with an empty queue.

```
definition initial-ThreadState-infi:: Model \Rightarrow CompId \Rightarrow int ThreadState \Rightarrow bool where initial-ThreadState-infi m c ts \equiv (wf-ThreadState-infi m c (infi ts)) \wedge dataUnavailable (infi ts)
```

```
 \begin{array}{l} \textbf{definition} \ initial\text{-}ThreadState\text{-}appi :: } \ \textit{Model} \Rightarrow \textit{CompId} \Rightarrow \textit{int ThreadState} \Rightarrow \textit{bool where} \\ initial\text{-}ThreadState\text{-}appi \ m \ c \ ts \equiv (\textit{wf-ThreadState-appi m \ c \ (appi \ ts)}) \ \land \ \textit{dataUnavailable \ (appi \ ts)} \\ \end{array}
```

```
definition initial-ThreadState-appo:: Model \Rightarrow CompId \Rightarrow int \ ThreadState \Rightarrow bool \ \mathbf{where} initial-ThreadState-appo m \ c \ ts \equiv (wf\text{-}ThreadState\text{-}appo \ m \ c \ (appo \ ts)) \land dataUnavailable \ (appo \ ts)
```

```
definition initial-ThreadState-info:: Model \Rightarrow CompId \Rightarrow int ThreadState \Rightarrow bool where initial-ThreadState-info m c ts \equiv (wf\text{-}ThreadState\text{-}info m c (info ts)) \land dataUnavailable (info ts)
```

The initial dispatch status of the thread is *NotEnabled*.

```
definition initial-ThreadState-disp:: Model \Rightarrow CompId \Rightarrow int \ ThreadState \Rightarrow bool \ \mathbf{where} initial-ThreadState-disp m \ c \ ts \equiv (wf\text{-}ThreadState\text{-}disp \ m \ c \ (disp \ ts)) \land (disp \ ts = NotEnabled)
```

We take the conjunction of the conditions for components of the thread state to get the overall predicate for a valid initial thread state.

```
 \begin{array}{l} \textbf{definition} \ initial\text{-}ThreadState:: } \ Model \Rightarrow CompId \Rightarrow (int\ ThreadState) \Rightarrow bool \\ \textbf{where} \ initial\text{-}ThreadState \ m \ t \ ts \equiv \\ (initial\text{-}ThreadState\text{-}infi \ m \ t \ ts) \land \\ (initial\text{-}ThreadState\text{-}appi \ m \ t \ ts) \land \\ (initial\text{-}ThreadState\text{-}appo \ m \ t \ ts) \land \\ (initial\text{-}ThreadState\text{-}info \ m \ t \ ts) \land \\ (initial\text{-}ThreadState\text{-}tvar \ m \ t \ ts) \land \\ (initial\text{-}ThreadState\text{-}disp \ m \ t \ ts) \\ \end{array}
```

The following lemma states that any initial thread state is well-formed.

```
 \begin{split} \textbf{lemma} & \textit{initial-implies-wf:} \\ & [\![ \textit{initial-ThreadState} \ m \ t \ ts ] \implies \textit{wf-ThreadState} \ m \ t \ t \\ & \textbf{unfolding} & \textit{initial-ThreadState-def} \\ & \textit{initial-ThreadState-infi-def} & \textit{initial-ThreadState-appi-def} \\ & \textit{initial-ThreadState-appo-def} & \textit{initial-ThreadState-info-def} \\ & \textit{initial-ThreadState-tvar-def} & \textit{initial-ThreadState-disp-def} \\ & \textit{wf-ThreadState-def} \\ & \textbf{by} & \textit{blast} \end{split}
```

end

2.5 System States

An AADL runtime system state includes the state of each of the threads in the system, the state of the inter-thread communication substrate, and the state of various system services associated with scheduling, etc.

This theory uses definitions ThreadState.thy (for representing the state of threads) and Model.thy (for aligning the state elements with model information).

```
theory SystemState
imports Main Model ThreadState
begin
```

2.5.1 System Phase Structures

AADL executions are separated into an *Initializing* phase and a *Computing* phase (see the standard - Section 5.4.1 Clause (21), Section 13.3 Clause (7)).

In the Initializing phase, each thread's application code Initialize Entry Point executed once. The application developer designs this code to provide an initial value to each variable in the thread's state and to put initial values on its output ports.

In the Computing phase, the Compute Entry Point application code for each thread is executed repeated, according to the thread scheduling policy.

The two phases are associated with dedicated scheduling information. See datatype *Exec* below.

2.5.2 Scheduling State Structures

From the scheduler's perspective, each thread is either

- suspended awaiting dispatch,
- dispatched and ready to be scheduled,
- running.

This is a simplication of the AADL thread scheduling states reflected in Section 5.4.1 "Thread States and Actions" and 5.4.2 "Thread Dispatching" of the standard and Figures 5 and 6. In particular, we do not consider states related to modes, activation, deactivation, nor suspension due to resource acquisition or subprogram calls.

```
datatype ScheduleState = Waiting \mid Ready \mid Running
```

```
type-synonym Threadschedule = (ScheduleState, ScheduleState) map
```

The AADL runtime is design to integrate with a scheduling infrastructure on the underlying platform. The standard does not specify a particular scheduling strategy. Our scheduling-related definitions are set up (a) as a minimal abstract representation of scheduling, with (b) the ability to refine the definition to a particular scheduling strategy.

Our abstract scheduling information indicates that the system is either initializing threads (with a list of ids of threads remaining to be initialized), or is in the Computing phase and with *CompId* indicating the thread whose compute entry point will be executed next according to the underlying (unspecified) scheduling strategy.

```
datatype Exec = Initialize CompId list | Compute CompId
```

Since Thread Initialize entry points do not read input ports, the ordering of the execution of Initialize entry point is immaterial (see the standard Section 13.3 Clause (8). We will subsequently prove that our semantics definitions support this independence property.

For now, the notion of system schedule is instantiated to a static cyclic schedule. scheduleInit provides a totally ordered thread schedule for the system's initialization phase. scheduleFirst indicates set the threads that may be scheduled first in the system Compute phase. For a given thread t, ScheduleComp defines the set of threads whose execution may follow t.

```
record SystemSchedule =
scheduleInit :: CompId list
scheduleFirst :: CompId set
scheduleComp :: (CompId, CompId set) map
```

2.5.3 System State Structures

The system state includes the following elements:

- a mapping from CompId to the thread states,
- an (abstract) representation of the state of the communication substrate,

- a mapping from CompId to the scheduling state of each thread,
- the current phase of the system (contained in *Exec*,
- the thread to be executed next.

```
 \begin{array}{l} \textbf{record} \ ('u, \ 'a) \ \textit{SystemState} = \\ \textit{systemThread} :: (\textit{CompId}, \ 'a \ \textit{ThreadState}) \ \textit{map} - \text{states of each thread} \\ \textit{systemComms} :: \ 'u - \text{state of communication substrate} \\ \textit{systemState} :: (\textit{CompId}, \textit{ScheduleState}) \ \textit{map} - \text{schedule state of each thread} \\ \textit{systemExec} :: \textit{Exec} - \text{system state and thread to be executed next} \\ \end{aligned}
```

Define an instantiation of the system state in which the communication substrate structure is defined as a set of communication packets with a source *PortId* a payload, and a target *PortId*.

```
type-synonym 'a CommonState = ('a, (PortId * 'a * PortId * nat) set) SystemState
```

The following helper function uses the map ran (range) operation to retreive the set of thread states associated with all threads in the system state s.

```
fun systemThreadStates :: ('u, 'a) SystemState <math>\Rightarrow 'a ThreadState set where systemThreadStates s = ran (systemThread s)
```

The following helper predicates can be used to determine the current phase of the system.

The system is in the initialization phase when the *systemPhase* field is set to *Initializing* and the execution schedule field is set to an initialization schedule.

```
fun isInitializing :: ('a, 'u) \ SystemState \Rightarrow bool
where isInitializing \ s = (\exists \ cs. \ systemExec \ s = Initialize \ cs)
```

The system is in the compute phase when the systemPhase field is set to Computing and the execution schedule field indicates that component c is the next to execute.

```
fun isComputing: ('a, 'u) SystemState \Rightarrow bool where isComputing s = (\exists c. systemExec \ s = Compute \ c)

lemma init-not-compute: isInitializing s \Longrightarrow \neg isComputing s apply simp by fastforce

lemma compute-not-init: isComputing s \Longrightarrow \neg isInitializing s apply simp by fastforce

lemma init-init: systemExec s = Initialize cs \Longrightarrow isInitializing s by simp

lemma compute-compute: systemExec s = Compute c \Longrightarrow isComputing s by simp
```

2.5.4 Well-formedness Definitions

This section define a notion of well-formed system state. This is organized in terms of well-formedness properties for each system state element.

Well-formedness Definitions for Thread States

The system state's thread state map is well-formed if each thread state in the map is well-formed and if the domain of the map equals the set of thread ids in the model.

```
 \begin{array}{l} \textbf{definition} \ \textit{wf-SystemState-ThreadStates} :: \textit{Model} \Rightarrow ('u, 'a) \ \textit{SystemState} \Rightarrow \textit{bool} \\ \textbf{where} \ \textit{wf-SystemState-ThreadStates} \ \textit{m} \ \textit{ss} \equiv \\ \textit{let threadStates} = \textit{systemThread} \ \textit{ss in} \\ \forall \ c \in \textit{dom threadStates} \ . \ \textit{wf-ThreadState} \ \textit{m} \ c \ (\textit{threadStates} \ \ \textit{s} \ c) \\ \textbf{definition} \ \textit{wf-SystemState-ThreadStates-dom} :: \textit{Model} \Rightarrow ('u, 'a) \ \textit{SystemState} \Rightarrow \textit{bool} \\ \textbf{where} \ \textit{wf-SystemState-ThreadStates-dom} \ \textit{m} \ \textit{ss} \equiv \\ \textit{let threadStates} = \textit{systemThread} \ \textit{ss in} \\ \textit{dom threadStates} = \textit{modelCIDs} \ \textit{m} \\ \\ ***** \ \textbf{ToDo} \ ****** \ \textbf{communication state}. \\ \end{aligned}
```

The system state's thread schedule state map is well-formed if the domain of the map equals the set of thread ids in the model.

```
definition wf-SystemState-ScheduleStates-dom :: Model \Rightarrow ('u, 'a) SystemState \Rightarrow bool where wf-SystemState-ScheduleStates-dom m ss \equiv let scheduleStates = systemState ss in dom scheduleStates = modelCIDs m
```

definition wf-SystemState **where** wf-SystemState m $x \equiv dom$ $(systemThread x) \subseteq modelCIDs$ m

Well-formedness for *Exec* indicates that (a) when in the Initializing phase the list of thread ids yet to be initialized are found in the thread ids of the model. and (b) when in the Compute phase the id of the next thread to execute is found in the thread ids of the model.

```
definition wf\text{-}Exec :: Model \Rightarrow Exec \Rightarrow bool

where wf\text{-}Exec \ m \ e \equiv

case \ e \ of

Initialize \ cs \Rightarrow set \ cs \subseteq (modelCIDs \ m)

\mid Compute \ c \Rightarrow c \in (modelCIDs \ m)
```

Well-formedness of the system state is the conjunction of the well-formed properties above.

```
definition wf-SystemStateJohn: Model <math>\Rightarrow ('u, 'a) SystemState \Rightarrow bool where wf-SystemStateJohn m ss <math>\equiv wf-SystemState-ThreadStates m ss
```

```
\land wf-SystemState-ThreadStates-dom m ss \land wf-SystemState-ScheduleStates-dom m ss \land wf-Exec m (systemExec ss)
```

The following definition gives well-formed conditions for system schedules:

definition wf-SystemSchedule :: $Model \Rightarrow SystemSchedule \Rightarrow bool$

where wf-SystemSchedule md $sc \equiv$

 $commonPush\ sb\ ps\ cn =$

- the thread ids referenced in the initialization phase schedule, must match exactly the set of thread ids in the model (i.e., those for which a model descriptor is declared), and
- the length of the initialization phase schedule must be equal to the number of threads (along with the first condition, this implies that every thread appears exactly once in the initialization phase schedule.
- there must be at least one thread given in the *scheduleFirst* set for the computing phase scheduling,
- the thread ids in scheduleFirst set are "valid" (i.e., they appear in the model declarations), and
- each thread id declared in the model is accounted for in the *scheduleComp* "next to schedule" map (i.e., the map is total on the model-declared threads) and every model-declared thread has an entry in the map.

```
(set (scheduleInit sc) = dom (modelCompDescrs md)) \land
 (length (scheduleInit sc) = card (dom (modelCompDescrs md))) \land
 (scheduleFirst\ sc \neq \{\}) \land
 (scheduleFirst\ sc \subseteq dom\ (modelCompDescrs\ md)) \land
 (dom (scheduleComp \ sc) = dom (modelCompDescrs \ md))
2.5.5
           Communication
record ('u,'a) Communication =
 comPush :: 'u \Rightarrow 'a \ PortState \Rightarrow Conns \Rightarrow ('u \times 'a \ PortState) \ set
 comPull :: 'u \Rightarrow 'a \ PortState \Rightarrow Conns \Rightarrow ('u \times 'a \ PortState) \ set
fun commonPushItems where
 commonPushItems - - [] - = \{\}
| commonPushItems \ p \ q \ (x\#xs) \ mx = \{(p, x, q, Suc \ mx)\} \cup commonPushItems \ p \ q \ xs \ (Suc \ mx)\}
{\bf fun}\ common Push Substrate\ {\bf where}
 commonPushSubstrate\ cn\ ps\ pids\ mx\ pf=([\ ]p\in pids.\ [\ ]q\in cn\ \ \ \ p.\ (commonPushItems\ p\ q\ (pf\ p)\ mx))
fun commonPushQueues where
 commonPushQueues\ ps\ pf\ p =
   (if p \in dom \ ps
     then Some (drop (length (pf p)) (ps \$ p))
     else None)
fun commonPush where
```

```
\{(tb, qs) \mid tb \ qs \ pids \ pf.
   pids \subseteq dom \ ps \ \land
    (\forall p \in pids. \ pf \ p \leq buffer \ (ps \ p)) \land
    tb = commonPushSubstrate\ cn\ ps\ pids\ (Max\ \{n\mid p\ x\ q\ n.\ (p,\ x,\ q,\ n)\in sb\})\ pf\ \land
    qs = commonPushQueues ps pf
{\bf fun}\ common Pull Substrate\ {\bf where}
  commonPullSubstrate\ sb\ qf = sb - (\bigcup q.\ (qf\ q))
fun exact where
  exact [] s = (s = \{\})
| exact (x \# xs) s = (\exists (p, v, q, n) \in s. \ v = x \land exact xs (s - \{(p, v, q, n)\}))
\mathbf{fun}\ common Pull Items\ \mathbf{where}\ common Pull Items\ p\ s =
  \{ p(|buffer:=buffer p @ ys |) \mid ys. ys \in lists \{v \mid p'v q n. (p', v, q, n) \in s\} \land exact ys s \} \}
fun commonPullQueues where
  commonPullQueues ps qf =
   \{ qs \mid qs. (dom \ qs = dom \ ps \land (\forall pid \in dom \ ps. \ qs \ pid \in commonPullItems \ (ps \ pid) \ (qf \ pid))) \}
fun commonPull where
  commonPull\ sb\ ps\ cn =
  \{ (tb, qs) \mid tb \ qs \ qids \ qf. \}
    qids \subseteq dom \ ps \ \land
   (\forall q \in qids. \ qf \ q \subseteq \{ (p, x, q', n) \in sb \ . \ q = q' \}) \land
   (\forall q \in \mathit{UNIV} - \mathit{qids}. \ \mathit{qf} \ q = \{\}) \land
   (\forall q \in qids. \ card \ (qf \ q) + length \ (buffer \ (ps \ \$ \ q)) \leq capacity \ (ps \ \$ \ q)) \land
   tb = commonPullSubstrate \ sb \ qf \ \land
    qs \in commonPullQueues ps qf
definition CommonComm:: ((PortId * 'a::equal * PortId * nat) set, 'a) Communication where
  CommonComm = (
    comPush = commonPush,
    comPull = commonPull
)
```

end

AADL Runtime Thread Dispatching Behavior

3.1 Thread Dispatch Logic

The specifications in this formalize AADL's rules for thread dispatching (as specified in Section 5.3.2 of the standard). Since our formalization does not yet consider time, some aspects of AADL's policies are not fully specified. In addition, the specifications below need to be doubled checked against the standard definitions (because I created these definitions more or less from memory following how HAMR is currently implemented).

This theory imports basic set and map definitions, Model (to access basic structures as well as declared thread and port properties related to dispatching, and ThreadState run time state to access the current state of infrastructure ports when considering sporadic thread dispatch.

```
{\bf theory} \ Dispatch Logic \\ {\bf imports} \ Sets And Maps \ Model \ Thread State \\ {\bf begin} \\
```

```
datatype EnabledStatus =
    Periodic
    | Sporadic PortId
```

enabled

A periodic thread is enabled if the model-declared period of the thread (to be recorded in *CompDesc*) is appropriately related to current time (currently omitted). See the AADL Standard Section 5.3.2 (33). This method is a placeholder. Its current implementation simply returns a value indicating that it is

```
fun periodicIsEnabled :: CompDescr \Rightarrow bool
where periodicIsEnabled \ cd = True
```

fun $periodicEnabledStatus :: CompDescr \Rightarrow EnabledStatus set$ where $periodicEnabledStatus cd = \{EnabledStatus.Periodic\}$ A sporadic thread is enabled if two types of conditions are satisfied:

- 1. timing: the time interval since the last dispatch of the thread exceeds the model-declared "period" of the thread (the "period" attribute is slightly misnamed and actually reflects a minimum separation time). In the current state of the formalization, time is omitted and this condition is taken to be trivially true.
- 2. event arrival: at least one message/value has arrived on a port declared in the model as a dispatch trigger. By default (if no event triggers are explicitly declared in the model), all event and event data ports (see Section 5.4 (6))

Placeholder for to check if the minimum separation time for a sporadic thread is achieved.

```
fun minSeparationAchieved :: Model <math>\Rightarrow CompId \Rightarrow bool where minSeparationAchieved m c = True
```

selectMaximumUrgencyPorts returns the set of port ids from thread c in m that have the highest urgency among the given set of ports candidateDispatchPort. This function is intended to be called with the candidateDispatchPorts parameter instantiated to a set of input ports from c that have non-empty infrastructure queues (i.e., messages pending).

```
fun selectMaximumUrgencyPorts :: Model \Rightarrow CompId \Rightarrow PortId set \Rightarrow PortId set 
where selectMaximumUrgencyPorts m c candidateDispatchPorts = 
\{p \in portsOfCID \ m \ c \ . \ \forall \ p' \in candidateDispatchPorts \ . \ urgencyPID \ m \ p \geq urgencyPID \ m \ p'\}
```

getDispatchablePorts returns the set of port ids from thread c in m are candidates for sporadic dispatching according to AADL's dispatching specification. Intuitively, a candidate most be declared (implicitly or explicitly in the AADL model) as a dispatch trigger, it must have data available in its infrastructure port state queue, and it must have the highest urgency among other candidate ports. Currently, if more than one port is declared with the same urgency, it is possible to have multiple dispatchable ports (whereas the standard specifies that there is at most one port available for dispatch). We still need to add the notion of AADL Queue_Processing_Protocol property, which would "break the tie" among multiple dispatchable ports. For now, we just return a set of ports and assume non-deterministic tie-breaking.

```
fun getSporadicDispatchablePorts :: Model \Rightarrow CompId \Rightarrow CompDescr \Rightarrow 'a PortState \Rightarrow PortId set where getSporadicDispatchablePorts m c cd ps = (let declaredDispatchTriggers = CompDescr.dispatchTriggers cd in let dataAvailableTriggers = {p \in declaredDispatchTriggers . dataAvailablePID ps p} in selectMaximumUrgencyPorts m c dataAvailableTriggers)
```

The following two methods are not used directly in the semantics at the moment but are presented to enable traceability to the current version of the Slang reference semantics.

sporadic Enabled Status returns a set of Enabled Status values indicating which ports have triggered a sporadic dispatch. The fact that a set is currently returned instead of an indicator of a single port is a result of our currently not emphasizing the timestamp tie-breaking for sporadic dispatch candidates as reflected in AADL Queue Processing Protocol policy option. Our intention in HAMR is to eventually implement the FIFO option for the Queue Processing Protocol, which would return a single value that arrived earliest across all the non-empty ports which have the same urgency (see Section 8.3.2 (36)). For now, we assume that the client system semantics transitions non-deterministically pick from among the

returned set values. Note that AADL does allow a set of triggering ports to be made available to the Compute Entry Point user code (see Section 5.4.2 (39)).

```
fun sporadicEnabledStatus :: Model ⇒ CompId ⇒ CompDescr ⇒ 'a PortState ⇒ EnabledStatus set where sporadicEnabledStatus m c cd c-infi = (if (minSeparationAchieved m c) then (let dispatchablePorts = getSporadicDispatchablePorts m c cd c-infi in {es . \exists p \in dispatchablePorts . es = Sporadic p}) else {})
```

computeEnabledStatus returns a set of EnabledStatus values indicating if a thread is dispatchable. We first fetch the thread's dispatch protocol from the thread descriptor. Then, the return value is computed by calling helper methods for both Periodic and Sporadic dispatch protocol cases.

```
fun computeEnabledStatus :: Model \Rightarrow CompId \Rightarrow 'a \ PortState \Rightarrow EnabledStatus \ set
where computeEnabledStatus \ m \ c \ ps =
( let \ compDescr = ((modelCompDescrs \ m) \ \ \ c)
in \ let \ dp = CompDescr. dispatchProtocol \ compDescr
in \ (case \ dp \ of
DispatchProtocol.Periodic \Rightarrow periodicEnabledStatus \ compDescr
| DispatchProtocol.Sporadic \Rightarrow sporadicEnabledStatus \ m \ c \ compDescr \ ps))
```

3.1.1 Determining Ports to Freeze

Once it is determined that a thread is dispatchable (enabled), we also determine which ports should be frozen in the dispatch action, because the information used to determine freeze ports is coupled to the information used to determine dispatch.

The functions/definitions in this section help compute the set of ports to freeze for a particular dispatch. This information is included in the *DispatchStatus* structure for both periodic and sporadic dispatches.

The rules for determining which ports to freeze are given primarily in Section 8.3.2, but also Section 5.4 (7), 5.4.2 (e.g., clauses 7,37), Section 8.3 (e.g., clause 2) of the standard. In general, the idea of AADL is that, upon dispatch, application code can only read (a) ports that are either non-dispatch triggers (see Section 8.3.2 (20) or (b) the port that was selected for sporadic dispatch. It is these ports that must be frozen on dispatch (we only support the Dispatch Time option for the AADL property Input Time, which indicates the point in time at which ports or frozen). The following is helpful intuition.

- Periodic threads The notion of dispatch trigger is not relevant for Periodic threads (dispatch is only triggered by time-out, not event arrival). Therefore, all input ports are frozen (see e.g., Section 5.4.2 (33)).
- Sporadic threads HAMR makes a few simplifying assumptions for Sporadic threads. First, it assumes that data ports can never be dispatch triggers (i.e., only event and event data ports can be triggers). The AADL standard actually allows data ports to be declared as dispatch triggers (i.e., triggered when fresh data arrives, see Section 5.4 (6), 5.4.2 (31)) but this is not currently implemented in HAMR. Then, following the standard for sporadic components, unless dispatch triggers are explictly declared as a thread property, all event and event data ports are assumed to be dispatch triggers in sporadic components. Practically speaking, this means that for Sporadic threads in HAMR, the typical situation is that all data ports will be frozen along with the event-like

port that triggered the dispatch (see the AADL Standard Section 5.3.2 (30). In the non-typical situation that only a subset of event-like ports are declared to be dispatch triggers, then all data ports, all non-trigger declared ports, and trigger-declared port that actually triggered the dispatch will be frozen. Intuitively, the application should not read non-frozen input ports. Right now, we have no way of enforcing that in the semantics, and we assume that this property is enforced at the code level (e.g., by static analysis).

```
fun getPeriodicPortsToFreeze :: Model \Rightarrow CompId \Rightarrow PortId set
where getPeriodicPortsToFreeze \ m \ c = inPortsOfCID \ m \ c

fun getNonTriggeringEventLikePorts :: Model \Rightarrow CompId \Rightarrow PortId set
where getNonTriggeringEventLikePorts \ m \ c = (inEventLikePortsOfCID \ m \ c) - (dispatchTriggersOfCID \ m \ c)

fun getSporadicAlwaysFreezePorts :: Model \Rightarrow CompId \Rightarrow PortId set
where getSporadicAlwaysFreezePorts \ m \ c = (inDataPortsOfCID \ m \ c) \cup (getNonTriggeringEventLikePorts \ m \ c)

fun getSporadicPortsToFreeze :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow PortId set
where getSporadicPortsToFreeze :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow PortId set
where getSporadicPortsToFreeze \ m \ c \ triggeringPort = (getSporadicAlwaysFreezePorts \ m \ c) \cup \{triggeringPort\}
To Do: For a specific system, consider generating specialized lemmas and associated proofs that indicate
```

To Do: For a specific system, consider generating specialized lemmas and associated proofs that indicate that, e.g., a sporadic thread is enabled when there is an event on a specific port.

3.1.2 Computing Dispatch Status

```
fun computePeriodicDispatchStatus :: Model <math>\Rightarrow CompId \Rightarrow CompDescr \Rightarrow (DispatchStatus set)
 \mathbf{where}\ \mathit{computePeriodicDispatchStatus}\ \mathit{m}\ \mathit{c}\ \mathit{cd} =
    (if periodicIsEnabled cd
     then\ (let\ portsToFreeze\ =\ getPeriodicPortsToFreeze\ m\ c
            in {DispatchStatus.Periodic portsToFreeze})
     else {DispatchStatus.NotEnabled})
\mathbf{fun}\ compute Sporadic Dispatch Status::
  Model \Rightarrow CompId \Rightarrow CompDescr \Rightarrow 'a \ PortState \Rightarrow (DispatchStatus \ set)
 \mathbf{where}\ \mathit{computeSporadicDispatchStatus}\ \mathit{m}\ \mathit{c}\ \mathit{cd}\ \mathit{c-infi} =
    (let\ dispatchable Ports = get Sporadic Dispatchable Ports\ m\ c\ cd\ c-infi
      in \{ds : \exists p \in dispatchable Ports .
                   ds = (DispatchStatus.Sporadic\ (p,\ getSporadicPortsToFreeze\ m\ c\ p))\})
fun computeDispatchStatus :: Model \Rightarrow CompId \Rightarrow 'a PortState \Rightarrow (DispatchStatus set)
 where computeDispatchStatus \ m \ c \ c-infi =
     let\ compDescr = ((modelCompDescrs\ m)\ \$\ c)
   in\ let\ dp = CompDescr.dispatchProtocol\ compDescr
              Dispatch Protocol. Periodic \Rightarrow compute Periodic Dispatch Status \ m \ c \ comp Descr
            | DispatchProtocol.Sporadic \Rightarrow computeSporadicDispatchStatus \ m \ c \ compDescr \ c-inf())
```

 \mathbf{end}

Thread Application Behavior

4.1 Relational Behavior of Thread Application Logic

theory App imports Main VarState PortState ThreadState Model begin

4.1.1 Application Logic Relations

The application code for an AADL Thread component is organized into entry points. This semantics currently supports the Initialization and Compute entry points. In the HAMR/GUMBO framework, GUMBO contracts are attached to AADL Thread component interfaces, and then thread entry point code is shown to conform to the contracts via SMT-based verification in Logika or via testing.

Roughly speaking, each entry point contract specifies a a relation between component input ports and output ports and also characterizes how the thread's local variable state is transformed. GUMBO contracts are automatically generated (planned) by HAMR into Isabelle as predicates on thread/port state elements. These predicates are represented as a shallow embedding as reflected in the *InitContract* and *ComputeContract* types shown below. These predicates are then lifted to set-based definitions of component behaviors reflected in the *InitRelation* and *ComputeRelation* types shown below.

Intuitively, the Initialize entry point takes as inputs the initial var state for the thread, where the value of each variable is set to an unspecified system default value, and it gives each thread value an initial value. In addition, it gives each output data port a value, and may optionally give each event-like port a value.

Discuss / To Do: - it's likely that as a simplifying assumption, we should require each output data port to be given a value. This should be stated in the well-formed condition.

The Compute entry point takes as inputs the current var state, application input port state, and dispatch status. The dispatch status information is produced by the AADL RunTime dispatch logic and indicates what triggered the dispatch of the thread. This is most relevant for Sporadic threads where the dispatch status indicates the port that triggered the dispatch due to event arrival on that port. Conceptually, this allows the application logic to select behavior specific to the triggering event, e.g., in code corresponding to an event handler. The Compute entry point produces an updated var state where individual variables

are optionally updated and where output ports are optionally given values.

Below are the types for the shallow embedding predicate-based representations of GUMBO contracts.

```
type-synonym 'a InitContract = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool) type-synonym 'a ComputeContract = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow DispatchStatus \Rightarrow 'a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)
```

Below are the types for the set-based representations of component behaviors (which will be derived from the predicate representation of the contracts).

```
type-synonym 'a InitBehavior = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)

type-synonym 'a ComputeBehavior = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow DispatchStatus \Rightarrow 'a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)
```

The following type represents (abstractly) the behavior of the thread component's application code as derived from its contracts.

```
record 'a AppBehavior =
appInit :: 'a InitBehavior
appCompute :: 'a ComputeBehavior
```

The following definitions "lift" the predicate/contract-based representation into a set-based representation.

The strategy for handling contract well-formedness issues is important and was the subject of much deliberation. From a practical/implementation point of view, HAMR will check that each GUMBO contract is well-formed in the sense that:

- it only reference features (ports, variables) from component to which it belongs,
- it doesn't confuse input and output ports,
- it doesn't confuse types associated with ports and variables.

With a shallow embedding representation of contracts, there is no way to directly check (confirm) those properties in the Isabelle representation. For example, to check type correctness, we would need a formalization of predicate expression ASTs and an associated type checker.

Ultimately, we desire that, given a well-formed input *ThreadState*, the relational app behavior of a component will yield well-formed output *ThreadStates*. This will enable us support the fundamental run-time property that each thread execution step in the semantics preserves well-formed thread-states. Note that HAMR should also guarantee this, and we eventually want to demonstrate this by showing HAMR state logs conform with Isabelle system execution steps.

In any case, the following definitions are currently designed so that, in lifting from the predicate representations of the contracts, the predicates are only applied to well-formed input and output thread states.

Therefore, we would expect that the presence of mal-formed HAMR contracts (manifested in mal-formed predicates) would give rise to empty relations.

An alternative approach that needs to be investigated is that we only assume input states are well-formed, and we prove that, for a given contract, output states are well-formed. This will require that we add frame-conditions to the contracts (intuitively, capturing implicit properties that HAMR ensures during entry point execution).

```
definition initInfrastructureContract :: Model <math>\Rightarrow CompId \Rightarrow 'a \ InitContract
 where initInfrastructureContract\ m\ cid\ ao\ tv \equiv
              wf-ThreadState-appo m cid ao
          \land \quad \textit{wf-ThreadState-tvar} \ \textit{m} \ \textit{cid} \ \textit{tv}
definition compute Infrastructure Contract :: Model \Rightarrow CompId \Rightarrow 'a \ Compute Contract
  where computeInfrastructureContract\ m\ cid\ ai\ tvi\ ds\ ao\ tvo \equiv
           wf-ThreadState-appi\ m\ cid\ ai
        \land wf-ThreadState-tvar m cid tvi
        \land \quad wf\text{-}ThreadState\text{-}disp\ m\ cid\ ds
       \land \quad wf\text{-}ThreadState\text{-}appo \ m \ cid \ ao
        \land \quad wf\text{-}ThreadState\text{-}tvar \ m \ cid \ tvo
fun mk-InitBehaviorFromContract :: Model <math>\Rightarrow CompId \Rightarrow
   'a InitContract \Rightarrow 'a InitBehavior where
 mk-InitBehaviorFromContract m cid initContract ao tvo =
             (initContract ao tvo
          \land \ \ initInfrastructureContract \ m \ cid \ ao \ tvo)
\mathbf{fun} \ \mathit{mk-ComputeBehaviorFromContract} :: \mathit{Model} \Rightarrow \mathit{CompId} \Rightarrow
    'a\ Compute Contract
⇒ 'a ComputeBehavior where
 mk	ext{-}ComputeBehaviorFromContract\ m\ cid\ computeContract\ ai\ tvi\ d\ ao\ tvo\ =
           (computeContract ai tvi d ao tvo
        ∧ computeInfrastructureContract m cid ai tvi d ao tvo)
\mathbf{fun}\ \mathit{mk-AppBehaviorFromContracts}::
  Model \Rightarrow CompId \Rightarrow 'a \ InitContract \Rightarrow 'a \ ComputeContract \Rightarrow 'a \ AppBehavior \ \mathbf{where}
 mk-AppBehaviorFromContracts m cid initUserContract computeUserContract = \{
    appInit = mk-InitBehaviorFromContract m cid initUserContract,
   appCompute = mk\text{-}ComputeBehaviorFromContract m cid computeUserContract }
An App a is well-formed wrt a Model m and CompId c iff the thread state elements associated with the
relations (transfer functions) of a are well-formed wrt m and c.
\textbf{definition} \ \textit{wf-ThreadState-dataPorts} :: \textit{Model} \Rightarrow \textit{CompId} \Rightarrow \textit{'a PortState} \Rightarrow \textit{bool}
 where wf-ThreadState-dataPorts m c ps \equiv
          \forall p \in dom \ ps \ . \ isDataPID \ m \ p \longrightarrow isOneElement \ (ps \ p)
definition wf-InitBehavior:: Model \Rightarrow CompId \Rightarrow 'a \ InitBehavior \Rightarrow bool
 where wf-InitBehavior m c initBehavior \equiv
    (\forall ao \ tvo \ . \ initBehavior \ ao \ tvo \longrightarrow
```

```
( wf-ThreadState-appo m c ao
      \land wf-ThreadState-tvar m \ c \ tvo
      \land wf-ThreadState-dataPorts m \ c \ ao)
definition wf-InitBehavior-Inhabited:: Model \Rightarrow CompId \Rightarrow 'a \ InitBehavior \Rightarrow bool
 where wf-InitBehavior-Inhabited m c initBehavior \equiv
   (\exists ao \ tvo \ . \ initBehavior \ ao \ tvo)
definition wf-ComputeBehavior:: Model \Rightarrow CompId \Rightarrow 'a \ ComputeBehavior \Rightarrow bool
 where wf-ComputeBehavior m c computeBehavior \equiv
   (\forall\,ai\ tvi\ ds\ ao\ tvo\ .\ computeBehavior\ ai\ tvi\ ds\ ao\ tvo\ \longrightarrow
     ( wf-ThreadState-appi m c ai
      \land \ \textit{wf-ThreadState-dataPorts} \ \textit{m} \ \textit{c} \ \textit{ai}
      \land wf-ThreadState-tvar m c tvi
      \land wf-ThreadState-disp m c ds
      \land wf-ThreadState-appo m c ao
      \land wf-ThreadState-dataPorts m \ c \ ao
      \land wf-ThreadState-tvar m c tvo
      ))
definition wf-ComputeBehavior-Inhabited:: Model \Rightarrow CompId \Rightarrow 'a \ ComputeBehavior \Rightarrow bool
 where wf-ComputeBehavior-Inhabited m c computeBehavior \equiv
   (∃ ai tvi ds ao tvo . computeBehavior ai tvi ds ao tvo)
definition wf-AppBehavior:: Model \Rightarrow CompId \Rightarrow 'a AppBehavior \Rightarrow bool
 where wf-AppBehavior m c a \equiv
   c \in dom \ (modelCompDescrs \ m)
 \land wf-InitBehavior m c (appInit a)
 \land wf-InitBehavior-Inhabited m c (appInit a)
 \land wf-ComputeBehavior m \ c \ (appCompute \ a)
 \land wf-ComputeBehavior-Inhabited m c (appCompute a)
Each thread component is associated with its application logic via an AppBehaviors structure – a map
from component identifiers to application code behaviors.
type-synonym 'a AppBehaviors = (CompId, 'a AppBehavior) map
A AppBehaviors structure is well-formed, if each AppBehavior is well-formed wrt the associated compo-
definition wf-AppBehaviors where wf-AppBehaviors m cb \equiv \forall c. wf-AppBehavior m c (cb \$ c)
record 'a BehaviorModel =
 bmmodel :: Model
 bmbehaviors :: 'a AppBehaviors
definition wf-BehaviorModel where
 wf-BehaviorModel\ bm \equiv
      wf-Model (bmmodel bm)
    \land wf-AppBehaviors (bmmodel bm) (bmbehaviors bm)
```

The following helper functions are defined to access elements of a Behavior Model.

```
fun bmodelCompDescrs where bmodelCompDescrs bm = modelCompDescrs (bmmodel bm) fun bmodelPortDescrs where bmodelPortDescrs bm = modelPortDescrs (bmmodel bm) fun bmodelPortKind where bmodelPortKind bm p = kind ((bmodelPortDescrs bm) \$ p) fun bmodelConns where bmodelConns bm = modelConns (bmmodel bm) fun bmodelCIDs where bmodelCIDs bm = dom (bmodelCompDescrs bm) fun bmodelPIDs where bmodelPIDs bm = dom (bmodelPortDescrs bm) fun bmodelInit where bmodelInit bm c = appInit (bmbehaviors bm \$ c) fun bmodelCompute where bmodelCompute bm c = appCompute (bmbehaviors bm \$ c)
```

 \mathbf{end}

System Behavior

 ${\bf theory} \ Behavior \\ {\bf imports} \ Sets And Maps \ Model \ App \ Thread State \ System State \ Dispatch Logic \ RTS \\ {\bf begin}$

5.1 Thread Execution

The rules in this section reflect how a thread's state is transformed by executing the application logic for thread entry points. The state transformation for each entry point is determined by the transfer function (relation) derived from the entry point contract as defined in App.thy. The application logic transfer relation is defined on the portions of the thread state that are visible to the application code: the application input port state appi, the application output port state appo and the thread variables tvar. The rules in this section "lift" the transfer relation from the application-code-visible portions of the state to the entire thread state. In addition, for Compute entry point execution, the rules include invocations of AADL run-time services to manage the enqueuing and dequeuing of port queues.

5.1.1 Initialize Entry Point

The Initialize entry point does not read any portion of the state; it only gives initial values for output ports and thread variables. Therefore, the app logic "transfer relation" appInit degenerates to a predicate on the application output port state and thread variables. The rule below "lifts" that predicate to an "update" the entire thread state. Only the elements vs and ps are updated. The other elements of the thread state are unchanged.

```
inductive stepInit for a:: 'a\ AppBehavior where initialize:\ appInit\ a\ ao\ tvo \implies stepInit\ a\ t\ (t(\ appo:=\ ao,\ tvar:=\ tvo\ ))
```

Below a rule inversion property is proved that states that if the thread can do a stepInit step, it must be the case that the execution of the thread Initialize application behavior appInit could produce the values of the thread variable state and application output port state.

```
lemma stepInit-ruleinv:
assumes stepInit a t t'
```

```
shows appInit\ a\ (appo\ t')\ (tvar\ t')
proof -
 obtain ao tvo where h1: t' = t(|appo := ao, tvar := tvo)
               and h2: appInit a ao tvo
   using assms by (metis stepInit.cases)
 have h3: tvo = tvar t' using h1
   apply (drule\text{-}tac\ f = tvar\ in\ arg\text{-}cong)
   by simp
 have h4: ao = appo \ t' using h1
   apply (drule\text{-}tac\ f = appo\ in\ arg\text{-}cong)
 thus ?thesis using h2 h3 h4 by blast
qed
inductive stepThread for cds :: 'a PortState \Rightarrow DispatchStatus set
              and pki :: PortId \Rightarrow PortKind
              and app :: 'a AppBehavior
              \mathbf{and}\ \mathit{cat} :: ScheduleState * ScheduleState
              where
 dispatch: [cat = (Waiting, Ready);
             dsp \in cds (infi t);
             dsp \neq DispatchStatus.NotEnabled;
             receiveInput pki (dispatchInputPorts dsp) (infi t) (appi t) infi' appi'
   \implies stepThread cds pki app cat t (t(| infi:= infi', appi:= appi', disp:= dsp |))
| compute: [ cat = (Ready, Running); appCompute app (appi t) (tvar t) (disp t) ao tvo ] |
   \implies stepThread cds pki app cat t (t(| appi:= clearAll (dom (appi t)) (appi t),
                                    appo := ao,
                                    tvar := tvo )
| complete: | cat = (Running, Waiting); sendOutput (appo t) (info t) appo' info' | |
   ⇒ stepThread cds pki app cat t (t(| appo:= appo', info:= info', disp:= DispatchStatus.NotEnabled |))
          System Execution
5.2
definition initSys where initSys bm sc s \equiv
 (wf\text{-}SystemState\ (bmmodel\ bm)\ s)\ \land
 (systemExec\ s = Initialize\ (scheduleInit\ sc)) \land
 (\forall c \ ts. \ inModelCID \ (bmmodel \ bm) \ c \land systemThread \ s \ c = Some \ ts \longrightarrow initial-ThreadState \ (bmmodel \ bm) \ c
ts) \wedge
 (\forall c \ x. \ systemState \ s \ c = Some \ x \longrightarrow x = Waiting) \land
 (systemComms\ s = \{\})
```

```
{\bf inductive} \ in it Step Sys \ {\bf for} \ bm :: 'a \ Behavior Model
              and cm :: ('u, 'a) Communication
              and sc :: SystemSchedule
               where
 initialize: [s] is Initializing s; system Exec s = Initialize (c#cs);
               stepInit\ (bmbehaviors\ bm\ \$\ c)\ (systemThread\ s\ \$\ c)\ t\ \rrbracket \Longrightarrow
 initStepSys\ bm\ cm\ sc\ s\ (s(s(systemThread:=(systemThread\ s)(c\mapsto t),\ systemExec:=Initialize\ cs\ ))
| switch: [sInitializing s; systemExec s = Initialize [scientification states]]
   \implies initStepSys \ bm \ cm \ sc \ s \ (s(|systemExec:=Compute \ c \ ))
inductive computeStepSys for bm :: 'a BehaviorModel
              and cm :: ('u, 'a) Communication
              and sc :: SystemSchedule
              where
 push: [scomputing s; systemThread s c = Some t; ]
          (sb, it) \in comPush \ cm \ (systemComms \ s) \ (info \ t) \ (modelConns \ (bmmodel \ bm)) \ | \ |
   \implies computeStepSys \ bm \ cm \ sc \ s \ (s)
         systemThread:=(systemThread\ s)(c\mapsto(t((info:=it\ ))),
         systemComms := sb )
| pull: [ isComputing s; systemThread s c = Some t; ]
          (sb, it) \in comPull\ cm\ (systemComms\ s)\ (infi\ t)\ (modelConns\ (bmmodel\ bm))\ |
   \implies computeStepSys \ bm \ cm \ sc \ s \ (s(
         systemThread:=(systemThread\ s)(c\mapsto(t(infi:=it\ ))),
         systemComms := sb ))
\mid execute: [ isComputing s;
            systemExec \ s = Compute \ c;
             c' \in scheduleComp\ sc\ \ c;
            stepThread (computeDispatchStatus (bmmodel bm) c)
              (bmodelPortKind bm)
               (bmbehaviors \ bm \ \$ \ c)
               (systemState\ s\ \$\ c,\ a)
              (systemThread \ s \ \ c) \ t \ \ ]
   \implies computeStepSys \ bm \ cm \ sc \ s \ (s(
         systemThread := (systemThread \ s)(c \mapsto t),
         systemState := (systemState \ s)(c \mapsto a),
         systemExec := Compute c')
\mathbf{lemma}\ compute\text{-}not\text{-}initialize\text{:}
 assumes comp: computeStepSys bm cm sc s s'
 shows \neg isInitializing s
 using assms computeStepSys.cases init-not-compute by blast
```

```
{f lemma}\ initialize	ext{-}not	ext{-}compute:
 assumes init: initStepSys bm cm sc s s'
 shows \neg isComputing s
 using assms initStepSys.simps init-not-compute by blast
definition stepSys where
 stepSys\ bm\ cm\ sc\ s\ s' \equiv initStepSys\ bm\ cm\ sc\ s\ s' \lor\ computeStepSys\ bm\ cm\ sc\ s\ s'
lemma stepSys-init: initStepSys bm cm sc s s' \Longrightarrow stepSys bm cm sc s s' by (simp add: stepSys-def)
lemma stepSys-init-rtranclp: (initStepSys bm cm sc)^{**} s s' \Longrightarrow (stepSys bm cm sc)^{**} s s'
 by (metis mono-rtranclp stepSys-init)
\mathbf{lemma} \ stepSys\text{-}compute: \ computeStepSys \ bm \ cm \ sc \ s \ s' \Longrightarrow stepSys \ bm \ cm \ sc \ s \ s' \ \mathbf{by} \ (simp \ add: \ stepSys\text{-}def)
lemma stepSys-compute-rtranclp: (computeStepSys\ bm\ cm\ sc)^{**}\ s\ s' \Longrightarrow (stepSys\ bm\ cm\ sc)^{**}\ s\ s'
 by (metis mono-rtranclp stepSys-compute)
{\bf lemma}\ step Sys-initializing:
 assumes init: isInitializing s
 shows stepSys bm cm sc s s' = initStepSys bm cm sc s s'
 unfolding stepSys-def
 using compute-not-initialize init by blast
lemma stepSys-initializing-back:
 assumes init: isInitializing s'
     and step: stepSys bm cm sc s s'
   shows isInitializing s
proof -
 have computeStepSys\ bm\ cm\ sc\ s\ s' \Longrightarrow \neg isInitializing\ s'
 proof (induction rule: computeStepSys.induct)
   case (push \ c \ t \ sb \ it)
   then show ?case apply simp by fastforce
 next
   case (pull c t sb it)
   then show ?case apply simp by fastforce
 next
   case (execute c c' a t)
   then show ?case by simp
 hence \neg computeStepSys\ bm\ cm\ sc\ s\ s' using init by blast
 hence h2: initStepSys bm cm sc s s' using step unfolding stepSys-def by blast
 thus ?thesis using initStepSys.simps by blast
qed
\mathbf{lemma}\ step SysInit-ruleinv:
 assumes init: isInitializing s
    and exec: systemExec\ s = Initialize\ (x \# xs)
     and step: stepSys bm cm sc s s'
   shows stepInit (bmbehaviors bm \ \$ \ x) (systemThread \ s \ \$ \ x) (systemThread \ s' \ \$ \ x)
```

```
proof -
 — First show that initStepSys rule must have been applied, because the Initialize schedule is not empty.
 from assms have h1: initStepSys bm cm sc s s' using stepSys-initializing by blast
 — Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
{\bf lemma}\ step SysInit\text{-}redsch\text{-}rule inv:
 assumes init: isInitializing s
    and exec: systemExec\ s = Initialize\ (x \# xs)
    and step: stepSys \ bm \ cm \ sc \ s \ s'
   shows systemExec s' = Initialize xs
proof -
   - The initStepSys rule must have been applied, because the Initialize schedule is not empty.
 from assms have h1: initStepSys bm cm sc s s' using stepSys-initializing by blast
   - Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
\mathbf{lemma}\ step SysInit\text{-}initInv\text{-}ruleinv:
 assumes init: isInitializing s
    and exec: systemExec\ s = Initialize\ (x \# xs)
    and step: stepSys bm cm sc s s'
   shows is Initializing s'
proof -
 — The initStepSys rule must have been applied, because the Initialize schedule is not empty.
 from assms have h1: initStepSys bm cm sc s s' using stepSys-initializing by blast
 — Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
\mathbf{lemma}\ stepSysInit\text{-}sc\text{-}rev\text{-}ruleinv:
 assumes step: stepSys bm cm sc s s'
    and exec: systemExec\ s' = Initialize\ xs
   shows \exists x. \ systemExec \ s = Initialize \ (x \# xs)
proof -
    - Since s' is initializing, and we took a step, then s is initializing.
 from assms have h1: isInitializing s using stepSys-initializing-back init-init by blast
    - We must have taken an init step from s to s'.
 from assms h1 have h2: stepSys bm cm sc s s' = initStepSys bm cm sc s s'
   using stepSys-initializing by blast
 from h2 have h3: initStepSys bm cm sc s s' using step unfolding stepSys-def by simp
    - ..and then the result follows by cases.
 from h1 h3 exec show ?thesis using initStepSys.cases by fastforce
qed
definition stepsSys where stepsSys bm cm sc = (stepSys bm cm sc)**
definition initStepsSys where initStepsSys bm cm sc = (initStepSys bm cm sc)**
```

 $\mathbf{definition}\ \mathit{computeStepsSys}\ \mathbf{where}\ \mathit{computeStepsSys}\ \mathit{bm}\ \mathit{cm}\ \mathit{sc} = (\mathit{computeStepSys}\ \mathit{bm}\ \mathit{cm}\ \mathit{sc})^{**}$

```
definition reachSys where reachSys bm cm sc y \equiv \exists x. initSys bm sc x \land stepsSys bm cm sc x y
```

 \mathbf{end}

Verification Framework

6.1 Deductive Schemas

Definitions in this section set up schema for reasoning about system execution properties. One role of the schema is to state how component-level properties to support system-level properties.

theory Properties imports Behavior begin

6.1.1 Initialization Phase

The following definition introduces a notion of a thread initialization property for thread application logic (which abstracts thread entry point code). The property P holds for a thread's application logic if it holds for all output variable states vs' and output port states ps' that satisfy the thread's Initialize entry point behavior (appInit).

```
definition appInitProp :: 'a \ AppBehavior \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool) \Rightarrow bool where appInitProp \ a \ P \equiv \forall \ ao \ tvo. \ appInit \ a \ ao \ tvo \longrightarrow P \ (ao, \ tvo)
```

We introduce the notion a system initialization property. Currently, the only system features that can be "observed" by a system property are the variable states and application port states of a thread. A system initialization property makes observations about the results of "executing" the Initialization entry points of each thread (which only constrain variable states and output application port states. Therefore, the system initialization property is intuitively a family of properties indexed by component identifier c where each member of the family observes the variables states and output application port states for a given component/thread c.

The following definition states that a system initialization property P holds for the app model am portion of a system when, for all threads (identifiers) c, if a thread can undergo an initialize step from thread state t to thread state t', then the c-relevant portion of the property holds for the variable state tvar and output application port state appo elements of thread state t'.

```
definition sysInitProp :: 'a \ BehaviorModel \Rightarrow (CompId \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool)) => bool where sysInitProp \ bm \ P \equiv
```

```
\forall c \in modelCIDs \ (bmmodel \ bm). \ \forall (t::'a \ ThreadState) \ t'. \ stepInit \ (bmbehaviors \ bm \ \$ \ c) \ t \ t' \longrightarrow P \ c \ (appo \ t', tvar \ t')
```

Now, we set up a verification condition sysInitVC for a system initialization property P. We intend to show that, to verify a system initialization property P (i.e., to show that P holds for an app model am, it is sufficient to show that for every thread component c in the model, the c-relevant portion of P is an thread initialization property (appInitProp) for c (i.e., for c's application logic).

```
definition sysInitVC :: 'a \ BehaviorModel \Rightarrow (CompId \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool)) => prop where sysInitVC \ bm \ P \equiv (\bigwedge c. \ c \in modelCIDs \ (bmmodel \ bm) \Longrightarrow appInitProp \ (bmbehaviors \ bm \ \$ \ c) \ (P \ c))
```

The following lemma establishes that sysInitVC is a sound verification condition for system initialization property P: for a well-formed app model am, if sysInitVC holds, then sysInitProp holds.

 ${\bf lemma}\ in it Sys From Apps:$

```
assumes wf-bm: wf-BehaviorModel (bm::'a BehaviorModel)
and vc: \bigwedge c. c \in modelCIDs (bmmodel bm) \Longrightarrow appInitProp (bmbehaviors bm \$ c) (P c)
shows sysInitProp bm P

proof (simp only: sysInitProp-def; clarify)
fix c
fix t t'::'a ThreadState
assume a1: c \in modelCIDs (bmmodel bm)
and a2: stepInit (bmbehaviors bm \$ c) t t'
thus P c (appo t', tvar t')
proof -
have appInit (bmbehaviors bm \$ c) (appo t') (tvar t')
using a2 stepInit-ruleinv[of (bmbehaviors bm \$ c) t t'] by blast
thus ?thesis
using a1 appInitProp-def vc by blast
qed
```

The following definition will interpret a system initialization property P in the context of a specific system state s.

```
definition sysStateProp :: 'a \ BehaviorModel \Rightarrow (CompId \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool)) \Rightarrow ('u, 'a) \ SystemState \Rightarrow bool
where sysStateProp \ bm \ P \ s \equiv \forall \ c \in modelCIDs \ (bmmodel \ bm). \ P \ c \ (appo \ (systemThread \ s \ s \ c), \ tvar \ (systemThread \ s \ s \ c))
```

The following definition forms the set of all possible Initialization Entrypoint outputs of thread component c, where outputs are pairs of var states (tvar) v and application output port states (appo) ao.

```
definition systemAppInit :: 'a \ BehaviorModel \Rightarrow CompId \Rightarrow ('a \ PortState \times 'a \ VarState ) set

where systemAppInit \ bm \ c = \{ \ (ao, \ tvo) \mid ao \ tvo. \ appInit \ (bmbehaviors \ bm \ \$ \ c) \ ao \ tvo \ \}
```

The following definition projects a state to a tuple consisting of thread app output port states (appo) and thread variable states (tvar) – the two thread state elements affected by thread initialisation.

```
definition approvar :: ('u, 'a) SystemState \Rightarrow CompId \Rightarrow ('a PortState \times 'a VarState) option where approvar x c =
```

```
(if c \in dom (systemThread x))
   then Some (appo (systemThread x \  c), tvar (systemThread x \  c))
   else None)
lemma appovar-te:
 assumes c \in dom(systemThread x)
 shows approvar (x(systemThread :=
   (systemThread\ x)(c \mapsto (systemThread\ x\ \ c)(appo := ao,\ tvar := tvo)),\ systemExec := e))\ c =
   Some (ao, tvo)
proof -
 have h1: tvar((systemThread\ x)(c \mapsto (systemThread\ x\ \$\ c)(appo := ao,\ tvar := tvo))\ \$\ c) = tvo
   by simp
 have h2: appo((systemThread\ x)(c \mapsto (systemThread\ x\ \$\ c)((appo:=\ ao,\ tvar:=\ tvo)))\ \$\ c) = ao
   by simp
 show ?thesis unfolding appovar-def by simp
qed
lemma sysInit-bw:
 shows [stepSys\ bm\ com\ sc\ x\ y;\ systemExec\ y=Initialize\ cs\ ]] \Longrightarrow systemExec\ x \neq Initialize\ []
 using stepSysInit-sc-rev-ruleinv by fastforce
lemma sysInit-seq-bw-neq:
 [(step Sys\ bm\ com\ sc)^{**}\ x\ y;\ x \neq y;\ system Exec\ y = Initialize\ cs] \implies system Exec\ x \neq Initialize\ []
proof (induction arbitrary: cs rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by blast
\mathbf{next}
 case (rtrancl-into-rtrancl a b c)
 have h1: (stepSys\ bm\ com\ sc)^{**}\ a\ b\ using\ rtrancl-into-rtrancl.hyps(1) by blast
 have h2: stepSys\ bm\ com\ sc\ b\ c\ using\ rtrancl-into-rtrancl.hyps(2) by blast
 have h3: \land cs. \ a \neq b \implies systemExec \ b = Initialize \ cs \implies systemExec \ a \neq Initialize \ []
   using rtrancl-into-rtrancl.IH by blast
 have h4: a \neq c by (simp add: rtrancl-into-rtrancl.prems(1))
 have h5: systemExec c = Initialize cs using rtrancl-into-rtrancl. prems(2) by blast
 show ?case
 proof (cases \ a = b)
   case True
   then show ?thesis
     using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems(2) sysInit-bw by blast
 next
   case False
   then obtain cs' where systemExec b = Initialize cs'
     using h2 h5 stepSysInit-sc-rev-ruleinv by blast
   then show ?thesis using False h3 by blast
 qed
qed
lemma sysInit-seq-bw-supseq:
 [(step Sys\ bm\ com\ sc)^{**}\ x\ y;\ system Exec\ y=Initialize\ cs\ ] \Longrightarrow (\exists\ as.\ system Exec\ x=Initialize\ (as\ @\ cs))
proof (induction arbitrary: cs rule: rtranclp.induct)
```

```
case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 then show ?case
   by (metis append.assoc append-Cons append-Nil stepSysInit-sc-rev-ruleinv)
qed
lemma sysInit-none:
 \llbracket step Sys \ bm \ com \ sc \ x \ y; \ system Exec \ y = Initialize \ cs; \ system Exec \ x = Initialize \ cs \ \rrbracket \implies x = y
 using stepSysInit-sc-rev-ruleinv by fastforce
lemma sysInit-seq-none:
 [(step Sys\ bm\ com\ sc)^{**}\ x\ y;\ system Exec\ y=Initialize\ cs;\ system Exec\ x=Initialize\ cs\ ]]\Longrightarrow x=y
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 obtain u where systemExec b = Initialize (u#cs)
   using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems(1) stepSysInit-sc-rev-ruleinv by blast
 then show ?case
   using rtrancl-into-rtrancl.hyps(1) rtrancl-into-rtrancl.prems(2) sysInit-seq-bw-supseq by fastforce
qed
lemma sysInit-step-seq-set:
 assumes step: stepSys \ bm \ com \ sc \ x \ y
     and exec: systemExec \ x = Initialize \ (c \# cs)
   shows approvar y \in \{ (approvar \ x)(c \mapsto v) \mid v. \ v \in systemAppInit \ bm \ c \} 
proof -
 have stepSys\ bm\ com\ sc\ x\ y=initStepSys\ bm\ com\ sc\ x\ y
   using stepSys-initializing exec init-init by blast
 hence initStepSys bm com sc x y using step by force
 thus ?thesis using exec
 proof (induction rule: initStepSys.induct)
   case (initialize s \ c \ cs \ t)
   obtain ps vs where h2: approvar (s(| systemThread := (systemThread s)(c \mapsto t),
                                   systemExec := Initialize \ cs) \ c = Some \ (ps, \ vs)
     using appovar-def domI fun-upd-same
     \textbf{by} \ (metis \ SystemState.SystemState.simps(1) \ SystemState.SystemState.simps(9)
        SystemState.SystemState.surjective SystemState.SystemState.update-convs(1))
   hence h3:(ps, vs) \in systemAppInit\ bm\ c\ unfolding\ systemAppInit\ def\ appovar\ def\ apply\ clarify
     using initialize.hyps(3) stepInit-ruleinv by fastforce
   have h4: approver (s(systemThread := (systemThread s)(c \mapsto t),
                     systemExec := Initialize \ cs) = (appovar \ s)(c \mapsto (ps, \ vs))
   proof
     \mathbf{fix} \ z
     show approvar (s(systemThread := (systemThread s)(c \mapsto t), systemExec := Initialize cs)) z =
          ((appovar\ s)(c \mapsto (ps,\ vs)))\ z
     proof (cases z = c)
```

```
case True
      then show ?thesis
       by (simp \ add: h2)
    next
      case False
      then show ?thesis by (simp add: appovar-def)
    qed
   qed
  then show ?case using exec h3 using initialize.hyps(2) initialize.prems by auto
 next
  case (switch c)
  then show ?case by fastforce
 qed
qed
lemma sysInit-step-seq:
 assumes step: stepSys \ bm \ com \ sc \ x \ y
    and exec: systemExec \ x = Initialize \ (c \# cs)
  shows approvar y \in map\text{-}Upd\text{-}seq (systemAppInit bm) {approvar x} [c]
proof -
 \mathbf{have}\ step Sys\ bm\ com\ sc\ x\ y = initStep Sys\ bm\ com\ sc\ x\ y
  using step stepSys-initializing exec init-init by blast
 hence h0: initStepSys bm com sc x y using step by force
 thus ?thesis using exec
 proof (induction rule: initStepSys.induct)
  case (initialize \ s \ a \ as \ t)
    have h1: a = c using initialize.hyps(2) initialize.prems(1) by fastforce
    have h2: as = cs using initialize.hyps(2) initialize.prems(1) by fastforce
     have h3: map-Upd-seq (systemAppInit bm) {appovar s} [c] = \{ (appovar \ s)(c \mapsto v) \mid v. \ v \in systemAppInit \}
bm \ c \}
      by simp
    show ?case
      using step exec h0 sysInit-step-seq-set[of bm com sc s y c cs]
       initStepSys.initialize[of\ s\ c\ cs\ bm\ t]\ initialize.hyps(1)\ initialize.hyps(3)
      apply (simp add: h1 h2 h3)
      using stepSys-initializing sysInit-step-seq-set
      by (smt\ (verit,\ best)\ \langle \bigwedge sc\ cm.\ [isInitializing\ s;\ systemExec\ s=Initialize\ (c\ \#\ cs);\ stepInit\ (bmbehaviors
t), systemExec := Initialize cs)) h 1 h 2 initialize.hyps(1) initialize.hyps(2) initialize.hyps(3) mem-Collect-eq
old.prod.exhaust)
  next
    case (switch c)
      show ?case using exec switch.hyps(2) by (simp add: switch.prems)
  qed
qed
Lemma sysInit_seq is used to prove lemma sysInit_init_seq by induction.
lemma sysInit-seq:
 [stepsSys\ bm\ com\ sc\ x\ y;
    systemExec \ x = Initialize \ xs; \ systemExec \ y = Initialize \ [] \ ] \Longrightarrow
```

```
appovar \ y \in map\text{-}Upd\text{-}seq \ (systemAppInit \ bm) \ \{appovar \ x\} \ xs
proof (induction xs arbitrary: x)
   case Nil
   then show ?case unfolding appovar-def stepsSys-def using sysInit-seq-none by fastforce
next
   case (Cons a xs)
   have h1: isInitializing x by (simp add: Cons.prems(2))
   obtain z where z1: stepSys bm com sc x z
                       and z2: stepsSys bm com sc z y
      using Cons.prems unfolding stepsSys-def
      by (metis Exec.inject(1) converse-rtranclpE list.distinct(1))
      have z3: systemExec\ z = Initialize\ (xs)\ using\ z1\ h1\ Cons.prems(2)\ stepSysInit-redsch-ruleinv\ by\ blast
      have z4: appovar z \in map\text{-}Upd\text{-}seq (systemAppInit bm) {appovar x} [a]
          using sysInit-step-seq Cons.prems(3) z1 Cons.prems(2) by blast
   show ?case using Cons.prems Cons.IH[of z] z1 z2 z3 z4
       by (metis (no-types, opaque-lifting) append-Cons append-Nil map-Upd-seq-comp-in)
qed
Lemma sysInit init seq shows that the system initialisations can also be expressed by means of the
recursive function map-Upd-seq.
lemma sysInit-init-seq:
   assumes steps: stepsSys bm com sc x y
          and exec-x: systemExec x = Initialize (scheduleInit sc)
          and exec-y: systemExec\ y = Initialize\ []
      shows approvar y \in map\text{-}Upd\text{-}seq (systemAppInit bm) {approvar x} (scheduleInit sc)
   using assms by (simp add: sysInit-seq)
Lemma sysInit init merge shows that the order of initialisations does not matter.
lemma sysInit-init-merge:
   assumes wf-bm: wf-BehaviorModel bm
          and wf-sch: wf-SystemSchedule (bmmodel bm) sc
          and steps: stepsSys\ bm\ com\ sc\ x\ y
          and exec-x: systemExec x = Initialize (scheduleInit sc)
          and exec-y: systemExec\ y = Initialize\ []
      shows appovar y \in
       \{appovar\ x\} ** \{[+]_m \ set \ ms \ | ms. \ map-seq-in \ ms \ (map \ (maps-of \ (systemAppInit \ bm)) \ (scheduleInit \ sc))\}
proof -
   have h0: isInitializing x by (simp add: exec-x)
   have h1: card (set (scheduleInit sc)) = length (scheduleInit sc)
      using wf-sch unfolding wf-SystemSchedule-def by simp
   have h2: \forall c \in modelCIDs (bmmodel bm). (\exists ws \ qs. \ appInit (bmbehaviors bm \$ \ c) ws \ qs)
    \textbf{using} \ \textit{wf-bm} \ \textbf{unfolding} \ \textit{wf-BehaviorModel-def} \ \textit{wf-AppBehavior-def} \ \textit{wf-InitBehavior-Inhabited-def} \ \textit{using} \ \textit{wf-bm} \ \textbf{unfolding} \ \textit{wf-Behavior-Inhabited-def} \ \textit{wf-AppBehavior-def} \ \textit{wf-InitBehavior-Inhabited-def} \ \textit{using} \ \textit{wf-bm} \ \textbf{unfolding} \ \textit{wf-Behavior-Inhabited-def} \ \textit{using} \ 
by auto
   hence h3: \forall x \in set (scheduleInit sc). systemAppInit bm \ x \neq \{\}
       using wf-sch unfolding wf-SystemSchedule-def systemAppInit-def by simp
   show ?thesis
       using exec-x exec-y h0 steps h1 h3
          sysInit-init-seq[of bm com sc x y]
          map-Upd-Merge[of\ (scheduleInit\ sc)\ (systemAppInit\ bm)\ \{appovar\ x\}]
```

```
\begin{array}{c} \mathbf{by} \ blast \\ \mathbf{qed} \end{array}
```

Lemma sysInit_init_prop describes that after initialisation in any well-formed order all initialisation properties hold, given that the verification properties vc hold. No assumption is made concerning the executed initialisations except that all of them must have been executed. This can also be seen as a consequence of lemma sysInit_init_merge above that shows that any order of initialisations can be replaced by the simultaneous execution of all initialisations.

The proof uses the following strategy. Given the sequence of app initialisations $scheduleInit\ sc$, executing them with $stepsSys\ldots y$, the property $sysStateProp\ldots P\ y$. In order to show this, we first show that the effect of $stepsSys\ldots y$ can be simulated by $appovar\ y\in map\text{-}Upd\text{-}seq\ldots$. This is done by induction, replacing $scheduleInit\ sc$ by a variable xs, in lemma sysInit_seq. The term $appovar\ y\in map\text{-}Upd\text{-}seq\ldots$ can be shown to equal $appovar\ y\in \{\biguplus_m\ set\ ms\ |ms.\ map\text{-}seq\text{-}in\ ms\ldots(scheduleInit\ sc))\}$ using lemmas map_Upd_Merge and map_seq_merge_eq. This establishes that all initial states hold simultaneously. Quantifying over the components c and using vc, we prove $sysStateProp\ldots P\ y$.

```
lemma sysInit-state-prop:
 assumes wf-bm: wf-BehaviorModel bm
     and wf-sch: wf-SystemSchedule (bmmodel bm) sc
     and wf-state: wf-SystemState (bmmodel bm) x
     and exec-x: systemExec x = Initialize (scheduleInit sc)
     and exec-y: systemExec\ y = Initialize\ []
     and steps: stepsSys \ bm \ com \ sc \ x \ y
     and vc: \land c. \ c \in modelCIDs \ (bmmodel \ bm) \implies appInitProp \ (bmbehaviors \ bm \ \ \ c) \ (P \ c)
   shows sysStateProp bm P y
proof -
 have i0: isInitializing x by (simp add: exec-x)
 have h\theta: dom (appovar x) \subseteq modelCIDs (bmmodel bm)
   using wf-state unfolding approvar-def dom-def wf-SystemState-def by auto
 have h1: approvar y \in \{approvar\ x\} ** \{ [+]_m \ set \ ms \ | ms. \ map-seq-in \ ms \ (map \ (maps-of \ (systemAppInit \ bm)) \}
(scheduleInit\ sc))
   using exec-x exec-y i0 steps sysInit-init-merge wf-bm wf-sch by blast
 have g0: \forall m \in \{[+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of (systemAppInit bm)) (scheduleInit sc))}\}. dom
(appovar \ x) \subseteq dom \ m
   using h0 wf-sch unfolding wf-SystemSchedule-def
    by (smt (verit) CollectD map-seq-merge-eq modelCIDs.simps)
 have g1: approver y \in \{\{+\}_m \text{ set } ms \mid ms. \text{ } map\text{-seq-in } ms \text{ } (map \text{ } (maps\text{-}of \text{ } (systemAppInit \text{ } bm)) \text{ } (scheduleInit \text{ } sc))\}
   by (metis (no-types, lifting) g0 h1 map-Add-extend singleton-iff)
 hence h2: \bigwedge c. \ c \in modelCIDs \ (bmmodel \ bm) \implies appovar \ y \ \ c \in systemAppInit \ bm \ c
 proof -
   \mathbf{fix} \ c
   assume a1: c \in modelCIDs (bmmodel bm)
   have card (set (scheduleInit sc)) = length (scheduleInit sc)
     using wf-SystemSchedule-def wf-sch by presburger
   show approvar y \ \ c \in systemAppInit\ bm\ c
     using a1 g1 map-seq-merge-el wf-SystemSchedule-def wf-sch by fastforce
 hence h3: \forall c \in modelCIDs (bmmodel bm).
             (appo\ (system\ Thread\ y\ \$\ c),\ tvar\ (system\ Thread\ y\ \$\ c)) \in system\ AppInit\ bm\ c
```

```
using g1 wf-sch wf-state unfolding wf-SystemSchedule-def
   by (smt (verit, best) CollectD domIff map-seq-merge-eq map-some-val-given modelCIDs.simps appovar-def)
 have h4: \forall c \in modelCIDs (bmmodel bm). P c (appo (systemThread <math>y \$ c), tvar (systemThread y \$ c))
   by (smt (verit, best) appInitProp-def h3 mem-Collect-eq systemAppInit-def vc)
 thus ?thesis using sysStateProp-def by blast
qed
{\bf definition}\ sys App Inv Prop::\ Comp Ids
                            \Rightarrow (CompId \Rightarrow ('a \ PortState \times 'a \ VarState \Rightarrow bool))
                            \Rightarrow (CompId \Rightarrow 'a VarState \Rightarrow bool)
                            \Rightarrow bool
 where sysAppInvProp\ cids\ P\ I \equiv \forall\ c\in cids.\ \forall\ ao\ tvo.\ P\ c\ (ao,\ tvo) \longrightarrow I\ c\ tvo
definition appInvProp ::
    'a \ AppBehavior \Rightarrow
    ('a\ VarState \Rightarrow bool) \Rightarrow — Invariant on variable states
   (('a\ PortState \times 'a\ VarState) \Rightarrow bool) \Rightarrow
   bool
 where appInvProp \ a \ I \ P \equiv
  \forall ai \ tvi \ d \ ao \ tvo. \ (I \ tvi) \land ((appCompute \ a) \ ai \ tvi \ d \ ao \ tvo) \longrightarrow (I \ tvo) \land P \ (ao, \ tvo)
definition susInvProp ::
  'a BehaviorModel
     \Rightarrow ScheduleState \times ScheduleState
        \Rightarrow (CompId \Rightarrow 'a \ VarState \Rightarrow bool)
           \Rightarrow (CompId \Rightarrow 'a PortState \times 'a VarState \Rightarrow bool)
            \Rightarrow bool
 where sysInvProp\ bm\ sc\ I\ P\equiv
 \forall c \in modelCIDs (bmmodel bm).
   \forall (t:: 'a \ ThreadState) \ t'. \ I \ c \ (tvar \ t) \ \land
     stepThread\ (computeDispatchStatus\ (bmmodel\ bm)\ c)
                 (kindPID (bmmodel bm))
                 ((bmbehaviors bm) \$ c)
                sc
                t t'
      \longrightarrow I \ c \ (tvar \ t) \land P \ c \ (appo \ t, \ tvar \ t)
lemma \llbracket (stepSys \ am \ cm \ sc)^{**} \ s \ s'; \ isInitializing \ s' \rrbracket \Longrightarrow (initStepSys \ am \ cm \ sc)^{**} \ s \ s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 have h: isInitializing b
   using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems stepSys-initializing-back by blast
 hence (initStepSys am cm sc)** a b using rtrancl-into-rtrancl.IH by blast
 then show ?case by (meson h rtrancl-into-rtrancl.hyps(2) rtranclp.simps stepSys-initializing)
```

```
qed
```

```
lemma \llbracket (stepSys \ am \ cm \ sc)^{**} \ s \ s'; \ isComputing \ s \rrbracket \Longrightarrow (computeStepSys \ am \ cm \ sc)^{**} \ s \ s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by blast
next
 case (rtrancl-into-rtrancl a b c)
 have h: (computeStepSys \ am \ cm \ sc)^{**} \ a \ b
   using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems by blast
 have isComputing b
   using rtrancl-into-rtrancl.hyps(1) rtrancl-into-rtrancl.prems
   apply simp by (metis Exec.distinct(1) Exec.exhaust sysInit-seq-bw-supseq)
 then show ?case using initialize-not-compute
   by (meson\ h\ rtrancl-into-rtrancl.hyps(2)\ rtranclp.rtrancl-into-rtrancl\ stepSys-def)
qed
lemma stepSysDcmpL: (stepSys\ am\ cm\ sc)^{**}\ s\ s' \Longrightarrow ((initStepSys\ am\ cm\ sc)^{**}\ OO\ (computeStepSys\ am\ cm\ sc)^{**}
sc)^{**}) s s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by blast
 case (rtrancl-into-rtrancl a b c)
 obtain x where x1: (initStepSys am cm sc)** a x and x2: (computeStepSys am cm sc)** x b
   using rtrancl-into-rtrancl.IH by blast
 then show ?case
 proof (cases \ x = b)
   case True
   then show ?thesis by (metis relcomppI rtrancl-into-rtrancl.hyps(2) rtranclp.simps stepSys-def x1)
 next
   case False
   have isComputing x using False compute-not-initialize
    by (metis Exec.exhaust converse-rtranclpE init-init isComputing.elims(3) x2)
   hence computeStepSys am cm sc b c
    using stepSys-def stepSys-initializing-back x2 compute-not-initialize initialize-not-compute
    by (metis Exec.exhaust isComputing.simps isInitializing.elims(3) rtrancl-into-rtrancl.hyps(2) rtranclp.cases)
   then show ?thesis using x1 x2 by auto
 qed
qed
lemma stepSysDcmpR:
 assumes ((initStepSys am cm sc)** OO (computeStepSys am cm sc)**) s s'
 shows (stepSys am cm sc)** s s'
proof -
 have ((stepSys \ am \ cm \ sc)^{**} \ OO \ (stepSys \ am \ cm \ sc)^{**}) \ s \ s'
   using stepSys-init-rtranclp stepSys-compute-rtranclp using assms by blast
 thus ?thesis by force
qed
```

```
lemma stepSysDcmp: (stepSys\ am\ cm\ sc)^{**} = (initStepSys\ am\ cm\ sc)^{**}\ OO\ (computeStepSys\ am\ cm\ sc)^{**}
proof -
 have \bigwedge s \ s'. (stepSys \ am \ cm \ sc)^{**} \ s \ s' = ((initStepSys \ am \ cm \ sc)^{**} \ OO \ (computeStepSys \ am \ cm \ sc)^{**}) \ s \ s'
   using stepSysDcmpL stepSysDcmpR by metis
 thus ?thesis by presburger
qed
lemma sysBehaviorDcmp:
 assumes wf-bm: wf-BehaviorModel \ bm
    and wf-sch: wf-SystemSchedule (bmmodel bm) sc
    and init: initSys \ bm \ sc \ x
    and steps: stepsSys bm cm sc x z
    and comp: isComputing z
    and vc: \land c. \ c \in modelCIDs \ (bmmodel \ bm) \implies appInitProp \ (bmbehaviors \ bm \ \$c) \ (Pc)
   shows \exists y. initStepsSys bm cm sc x y \land sysStateProp bm P y \land computeStepsSys bm cm sc y z
proof -
 obtain y where y1: (initStepSys\ bm\ cm\ sc)^{**}\ x\ y and y2: (computeStepSys\ bm\ cm\ sc)^{**}\ y\ z
   by (metis pick-middlep stepSysDcmpL steps stepsSys-def)
 have h1: isInitializing x using init initSys-def by auto
 have h2: isComputing y using y2 comp compute-compute compute-not-initialize
   by (metis Exec.exhaust converse-rtranclpE isInitializing.simps)
 have x \neq y using compute-not-init h1 h2 by blast
 then obtain y' where y3: (initStepSys\ bm\ cm\ sc)^{**}\ x\ y' and y4: initStepSys\ bm\ cm\ sc\ y' y
   by (metis rtranclp.cases y1)
 have h3: systemExec\ y' = Initialize\ []
   by (meson compute-not-init h2 initStepSys.cases stepSysInit-initInv-ruleinv stepSys-init y4)
 have h4: systemExec\ x = Initialize\ (scheduleInit\ sc)\ using\ init\ initSys-def\ by\ blast
 have h5: wf-SystemState (bmmodel bm) x using init initSys-def by blast
 have sysStateProp bm P y'
   using sysInit-state-prop[of bm sc x y' cm P] using wf-bm wf-sch using h3 h4 vc y3 h5
   by (metis stepSys-init-rtranclp stepsSys-def)
 hence sysStateProp bm P y
   using y4 h2 stepSys-init[of bm cm sc y' y] unfolding sysStateProp-def apply clarify
   using initStepSys.simps stepSysInit-initInv-ruleinv by fastforce
 then show ?thesis by (metis computeStepsSys-def initStepsSys-def y1 y2)
qed
```

end

Part III Libraries

State Reordering

This chapter describes states as partial maps and defines concepts that permit reasoning and reordering of sequences of states and state updates.

```
theory SetsAndMaps
 imports Main
begin
definition opt-get :: 'a option \Rightarrow 'a
 where [simp\ add]: opt-get optval \equiv (THE\ v\ .\ optval = Some\ v)
definition map\text{-}get :: ('a, 'b) \ map \Rightarrow 'a \Rightarrow 'b \ (infixl $ 73)
  where [simp \ add]: map\text{-}get \ m \ k = opt\text{-}get \ (m \ k)
lemma map-some-val:
 \textbf{assumes}\ x\in\,dom\,f
 shows (f x = Some y) = (f \$ x = y)
 \mathbf{show}\; f\; x = \mathit{Some}\; y \Longrightarrow f\; \$\; x = y
next
 show f \$ x = y \Longrightarrow f x = Some y
    using assms by force
qed
{f lemma}\ map\text{-}some\text{-}val\text{-}given:
 assumes f x = Some y
 shows f \$ x = y
  by (simp add: assms)
lemma singleton-unfold: [a \mapsto b] = (\lambda x. \text{ if } x = a \text{ then Some } b \text{ else None})
  by fastforce
lemma singleton-map-upd: m(a \mapsto b) = m ++ [a \mapsto b]
  {f unfolding}\ map-add-def\ singleton-unfold
```

```
by fastforce
definition map-Add (infix1 ** 100) where map-Add X Y = \{x ++ y \mid x y. \ x \in X \land y \in Y \}
lemma map-Add-assoc: X ** (Y ** Z) = (X ** Y) ** Z
proof
 show X ** Y ** Z \subseteq X ** (Y ** Z)
 proof
   \mathbf{fix} \ x
   assume x \in X ** Y ** Z
   then show x \in X ** (Y ** Z) unfolding map-Add-def apply simp
     by (metis map-add-assoc)
   \mathbf{qed}
next
 show X ** (Y ** Z) \subseteq X ** Y ** Z unfolding map-Add-def apply simp by force
lemma map-Add-unit-right[simp]: X ** \{Map.empty\} = X unfolding map-Add-def by force
lemma map-Add-unit-left[simp]: \{Map.empty\} ** X = X  unfolding map-Add-def by force
lemma map-Add-empty-right[simp]: X ** {} = {}  unfolding map-Add-def by simp
lemma map-Add-empty-left[simp]: \{\} ** X = \{\} unfolding map-Add-def by simp
lemma map-Add-extract: \{s++m \mid s \ m. \ s \in S \land p \ m \} = S ** \{ m \mid m. \ p \ m \}
proof
 show \{s + + m \mid s \text{ m. } s \in S \land p \text{ m}\} \subseteq S ** \{m \mid m. p \text{ m}\} \text{ using } map-Add-def \text{ by } fastforce
 show S ** \{m \mid m. p m\} \subseteq \{s ++ m \mid s m. s \in S \land p m\} by (simp add: map-Add-def)
qed
lemma map-Add-over:
 assumes x: x \in S ** T
     and d: \forall y \in T. dom \ x \subseteq dom \ y
   shows x \in T
proof -
 obtain p q where x1: p \in S and x2: q \in T and x3: x = p ++ q using x
   by (smt (verit) CollectD map-Add-def)
 then have h1: dom \ x \subseteq dom \ q  using d by simp
 then show ?thesis
   by (metis Un-iff dom-map-add map-add-subsumed1 map-add-subsumed2 map-le-def map-le-map-add
       subsetI subset-antisym x2 x3)
qed
lemma map-Add-extend:
 assumes x: x \in S ** T
     and d: \forall a \in S. \forall b \in T. dom \ a \subseteq dom \ b
   shows x \in T
 using x d
 by (smt (verit) CollectD Un-absorb2 dom-map-add map-Add-def map-le-antisym map-le-def map-le-map-add)
definition merge :: ('a \rightharpoonup 'b) \Rightarrow ('a \rightharpoonup 'b) \Rightarrow ('a \rightharpoonup 'b) (infixl \uplus_m 55) where
```

```
m_1 \uplus_m m_2 \equiv \lambda a. if \exists y. {Some y} = {m_1 \ a, m_2 \ a} - {None} then (THE b. b \in \{m_1 \ a, m_2 \ a} - {None})
else None
lemma merge-unit[simp]: m \uplus_m Map.empty = m
proof
 \mathbf{fix} \ x
 show (m \uplus_m Map.empty) x = m x
   proof (cases m \ x = None)
     {f case}\ {\it True}
     then show ?thesis
      by (simp add: merge-def)
   next
     case False
     then show ?thesis
       apply (simp add: merge-def)
       by auto
   \mathbf{qed}
qed
lemma merge\text{-}comm: m_1 \uplus_m m_2 = m_2 \uplus_m m_1
proof
 \mathbf{fix} \ x
 show (m_1 \uplus_m m_2) x = (m_2 \uplus_m m_1) x
 proof (cases (m_1 \uplus_m m_2) x = None)
   case True
   then show ?thesis
     by (smt (verit) insertI1 insert-commute merge-def singletonD the-equality)
 next
   then show ?thesis
     by (simp add: insert-commute merge-def)
 \mathbf{qed}
qed
lemma map-merge-left-sub: dom m_1 \cap dom \ m_2 = \{\} \Longrightarrow m_1 \subseteq_m (m_1 \uplus_m m_2)
proof (simp only: map-le-def; standard)
 \mathbf{fix} \ a
 assume a1: dom m_1 \cap dom m_2 = \{\}
    and a2: a \in dom \ m_1
 have x1: m_2 \ a = None
   using a1 a2 by blast
 from a2 obtain y where y1: m_1 a = Some y by blast
 show m_1 a = (m_1 \uplus_m m_2) a using a unfolding merge-def dom-def apply (simp add: x1 y1)
   by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
qed
lemma map-merge-right-sub: dom m_1 \cap dom \ m_2 = \{\} \Longrightarrow m_2 \subseteq_m (m_1 \uplus_m m_2)
 by (metis inf-commute map-merge-left-sub merge-comm)
```

```
lemma assoc-disjoint:
 assumes d1: dom m_1 \cap dom m_2 = \{\}
     and d2: dom m_1 \cap dom m_3 = \{\}
    and d3: dom m_2 \cap dom m_3 = \{\}
   shows (m_1 \uplus_m m_2) \uplus_m m_3 = m_1 \uplus_m (m_2 \uplus_m m_3)
proof -
 have h1: (m_1 \uplus_m m_2) \uplus_m m_3 \subseteq_m m_1 \uplus_m (m_2 \uplus_m m_3)
 proof (simp only: map-le-def; standard)
   assume a \in dom \ (m_1 \uplus_m m_2 \uplus_m m_3)
   then obtain y where y1: (m_1 \uplus_m m_2 \uplus_m m_3) a = Some y by blast
   hence h4: Some y = (m_1 \uplus_m (m_2 \uplus_m m_3)) a
   proof (cases a \in dom \ m_1)
     case True
     have u1: m_1 \ a = Some \ y
      using y1 True d1 apply (simp add: merge-def)
      by (smt (z3) Diff-iff d2 domIff insert-absorb insert-disjoint(2) insert-iff option.distinct(1) the1-equality)
     then show ?thesis
      using True d1 d2 apply (simp add: merge-def)
    \textbf{by} \ (smt \ (verit) \ Diff-insert-absorb \ dom Iff \ insertE \ insert-absorb \ insert-absorb2 \ insert-commute \ insert-disjoint (2)
insert-not-empty option.distinct(1) the-equality)
   next
     case False
    have u2: m_1 \ a = None  using False by blast
    then show ?thesis
     proof (cases a \in dom \ m_2)
      case True
      have u1: m_2 \ a = Some \ y
        using y1 True d2 apply (simp add: merge-def)
       by (smt (z3) Diff-iff d3 domIff insert-absorb insert-disjoint(1) insert-iff option.distinct(1) the 1-equality)
      have u3: m_3 a = None using True d3 by blast
     then show ?thesis
      using True u1 u2 u3 apply (simp add: merge-def)
    by (smt (verit, best) Diff-cancel empty-Diff insert-Diff-if member-remove not-None-eq remove-def the-equality)
    next
      case False
      have u3: m_2 \ a = None  using False by blast
      have u1: m_3 \ a = Some \ y
        using y1 u2 u3 apply (simp add: merge-def)
        by (smt (z3) Diff-cancel Diff-insert-absorb insert-absorb2 insert-not-empty option.simps(3) singletonD
the I-unique)
      then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
     qed
   qed
   show (m_1 \uplus_m m_2 \uplus_m m_3) a = (m_1 \uplus_m (m_2 \uplus_m m_3)) a by (simp\ add:\ h4\ y1)
 have h2: m_1 \uplus_m (m_2 \uplus_m m_3) \subseteq_m (m_1 \uplus_m m_2) \uplus_m m_3
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
```

```
assume a1: a \in dom \ (m_1 \uplus_m \ (m_2 \uplus_m \ m_3))
   then obtain y where y1: (m_1 \uplus_m (m_2 \uplus_m m_3)) a = Some y by blast
   hence h5: Some y = (m_1 \uplus_m m_2 \uplus_m m_3) a
   proof (cases a \in dom m_1)
     {f case} True
     have u1: m_1 \ a = Some \ y
       using y1 True apply (simp add: merge-def)
       \mathbf{by}\ (\mathit{smt}\ (\mathit{z3})\ \mathit{Diff-iff}\ \mathit{a1}\ \mathit{domIff}\ \mathit{insertCI}\ \mathit{insertE}\ \mathit{the-equality}\ \mathit{y1})
     have u2: m_2 \ a = None  using True \ d1 by blast
     have u3: m_3 \ a = None \ using \ True \ d2 \ by \ blast
     then show ?thesis
       using True u1 u2 u3 y1 apply (simp add: merge-def)
       by (smt (verit) option.distinct(1) the-equality)
   next
     case False
     have u2: m_1 \ a = None  using False  by blast
     then show ?thesis
     proof (cases a \in dom \ m_2)
       {\bf case}\ {\it True}
       have u1: m_2 \ a = Some \ y
         using y1 u2 True d2 apply (simp add: merge-def)
         by (smt (z3) \ Diff-iff \ domIff \ insert-iff \ option.simps(3) \ theI)
       have u3: m_3 a = None using True d3 by blast
       then show ?thesis
         using u1 u2 u3 apply (simp add: merge-def)
         by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
     next
       case False
       have u1: m_2 \ a = None  using False  by blast
       have u3: m_3 a = Some y
         using y1 u2 u1 apply (simp add: merge-def)
         by (smt\ (z3)\ Diff-iff\ insert-Diff1\ option.distinct(1)\ singletonD\ singletonI\ the I)
       then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
     qed
   show (m_1 \uplus_m (m_2 \uplus_m m_3)) a = (m_1 \uplus_m m_2 \uplus_m m_3) a by (simp\ add:\ h5\ y1)
 show ?thesis using h1 h2 map-le-antisym by blast
qed
definition Merge :: ('a \rightarrow 'b) set \Rightarrow ('a \rightarrow 'b) (\biguplus<sub>m</sub> - [900] 900) where
 ([+]_m M) \equiv \lambda a. if (\exists y. \{Some y\} = \{b \mid b \mid m. \mid m \in M \land m \mid a = b \mid \land b \neq None \})
   then (THE b. \exists m. m \in M \land m \ a = b \land b \neq None)
   else None
lemma Merge-empty[simp]: (\biguplus_{m} \{\}) = Map.empty
 unfolding Merge-def by simp
lemma map-Merge-not-none: ([+]_m M) a \neq None \Longrightarrow \exists y. \forall m \in M. m \ a \neq None \longrightarrow m \ a = Some \ y
proof -
```

```
assume a1: ([+]_m M) a \neq None
 then obtain y where y1: ([+]_m M) a = Some y by blast
 hence h1: Some \ y = (THE \ b. \ \exists \ m. \ m \in M \land m \ a = b \land b \neq None)
   by (metis (mono-tags, lifting) Merge-def option.distinct(1))
 have \forall m \in M. \ m \ a \neq None \longrightarrow m \ a = Some \ y
 proof
   \mathbf{fix}\ m
   assume m1: m \in M
   show m \ a \neq None \longrightarrow m \ a = Some \ y
   proof
     assume m2: m \ a \neq None
     show m \ a = Some \ y \ using \ a1 \ m1 \ m2 \ apply(simp \ add: h1 \ Merge-def)
       by (smt (verit, del-insts) mem-Collect-eq option.distinct(1) singleton-iff the I-unique)
   qed
 qed
 thus ?thesis by blast
\textbf{lemma} \ \textit{map-Merge-le:} \ \llbracket m \in M; \ \forall \ m' \in M. \ \textit{dom} \ m \cap \textit{dom} \ m' = \{\} \rrbracket \Longrightarrow (\biguplus_m \ M) \ | \ `\textit{dom} \ m \subseteq_m \ m \} 
 by fastforce
lemma map-Merge-dom-sub: dom ([+]_m M) \subseteq ([-]_m M. dom m)
proof
 \mathbf{fix} \ x
 assume a1: x \in dom(\biguplus_m M)
 then show x \in (\bigcup m \in M. \ dom \ m)
   unfolding dom-def apply(simp add: Merge-def)
   by (smt (verit, best) insertI1 mem-Collect-eq option.distinct(1))
qed
lemma map-Merge-dom:
 assumes \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 \cap dom \ m_2 = \{\}
 shows dom (\biguplus_m M) = (\bigcup_m m \in M. \ dom \ m)
 show dom (\biguplus_m M) \subseteq (\bigcup_m m \in M. \ dom \ m)
 proof
   \mathbf{fix} \ x
   assume x \in dom (\biguplus_m M)
   then show x \in (\bigcup m \in M. \ dom \ m)
     unfolding dom-def apply(simp add: Merge-def)
     by (smt (verit) insertI1 mem-Collect-eq option.distinct(1))
 qed
 show ([\ ] m \in M. \ dom \ m) \subseteq dom \ ([+]_m \ M)
 proof
   \mathbf{fix} \ x
   assume x \in (\bigcup m \in M. \ dom \ m)
   then show x \in dom([+]_m M)
     unfolding dom-def apply(simp add: Merge-def)
     using assms by fastforce
```

```
qed
qed
lemma not-dom-Merge:
 assumes a: a \notin M
     and d: \forall m \in M. \ dom \ a \cap dom \ m = \{\}
   shows dom \ a \cap dom \ (\biguplus_m \ M) = \{\}
proof
 have \bigwedge x. \ x \in dom \ a \Longrightarrow x \notin dom \ ([+]_m \ M)
   using a d unfolding Merge-def apply (simp add: dom-def; clarify)
   by (smt (verit) domI empty-Collect-eq insert-disjoint(2) insert-dom insert-not-empty)
 thus dom \ a \cap dom \ (\biguplus_m M) \subseteq \{\} by blast
 show \{\} \subseteq dom \ a \cap dom \ ([+]_m \ M) \ by \ blast
lemma empty-Merge:
 assumes a: a = Map.empty
   shows dom\ a \cap dom\ (\vdash)_m\ M) = \{\}
 by (simp add: assms)
lemma merge-Merge-union:
 assumes d: \forall m' \in M. \ dom \ m \cap dom \ m' = \{\}
 shows \biguplus_m (M \cup \{m\}) = \biguplus_m M \uplus_m m
proof (rule map-le-antisym)
 show h1: ([+]_m (M \cup \{m\})) \subseteq_m ([+]_m M \uplus_m m)
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a1: a \in dom (\biguplus_m (M \cup \{m\}))
   then obtain y where a2: Some y = (\biguplus_m (M \cup \{m\})) a by force
   have Some y = (\biguplus_m M \uplus_m m) a
   proof (cases \ a \in dom \ m)
     {\bf case}\ {\it True}
     then have t1: a \in dom \ m \ by \ blast
     then have a3: Some y = m a using a2 unfolding Merge-def
      by (metis (mono-tags, lifting) UnI2 domIff mem-Collect-eq option.simps(3)
          singletonD singletonI the-equality)
     show ?thesis
     proof (cases \ a \in dom \ ([+]_m \ M))
       case True
      have ([+]_m M) a = Some y
        using t1 True d unfolding Merge-def apply (simp only: a2 a3)
        by (smt (verit) domIff empty-Collect-eq insert-absorb insert-disjoint(2) insert-not-empty)
       then show ?thesis using t1 d a3 unfolding Merge-def
        by (smt (verit, best) domIff insert-disjoint(1) insert-dom mem-Collect-eq singletonI)
     next
       case False
       then have t2: ([+]_m M) a = None by (simp \ add: \ dom Iff)
       show ?thesis using False t1 d a3 unfolding merge-def apply (simp add: t2)
        by (smt (verit, ccfv-threshold) Diff-empty Diff-insert0 emptyE insertE the-equality)
```

```
qed
   next
     case False
    hence t4: m \ a = None by blast
     hence t5: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None
      using a2 t4 unfolding Merge-def
      by (metis (mono-tags, lifting) Un-iff mem-Collect-eq option.simps(3) singleton-iff the-equality)
     then obtain m' where t6: m' \in M and t7: m' = Some y
      using a1 unfolding Merge-def
      by (smt (verit, ccfv-threshold) False Un-iff domIff empty-Collect-eq insert-not-empty singletonD)
     hence t5: ([+]_m M) a = Some y using t5 unfolding Merge-def apply simp
      by (smt (verit, ccfv-threshold) Collect-cong option.distinct(1) singleton-conv the-equality)
     then show ?thesis using t5 unfolding merge-def
      by (simp add: insert-commute t4)
   then show ([+]_m (M \cup \{m\})) a = ([+]_m M \uplus_m m) a by (simp \ add: \ a2)
 qed
next
 show h2: (\biguplus_m M \uplus_m m) \subseteq_m (\biguplus_m (M \cup \{m\}))
 proof (simp only: map-le-def; standard)
   assume a3: a \in dom([+]_m M \uplus_m m)
   then obtain y where b1: Some y = ([+]_m \ M \uplus_m \ m) a by force
   have b2: Some y = ([+]_m (M \cup \{m\})) a
   proof (cases \ a \in dom \ m)
    case True
    hence b3: m \ a = Some \ y \ using \ b1 \ unfolding \ merge-def
      \mathbf{by}\ (\mathit{smt}\ (\mathit{z3})\ \mathit{Diff-iff}\ \mathit{domIff}\ \mathit{empty-Collect-eq}\ \mathit{insert-Diff1}\ \mathit{insert-Diff-single}\ \mathit{insert-absorb}
          insert-commute insert-iff insert-not-empty merge-def not-Some-eq singletonD singletonI theI)
     hence b5: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None
      using True d by blast
    hence b6: \forall m' \in M \cup \{m\}. m' \ a = Some \ y \lor m' \ a = None \ using \ b3 \ by \ fastforce
     then show ?thesis unfolding Merge-def
      by (smt (z3) Collect-cong True Un-insert-right domIff insert-iff singleton-conv2 the-equality)
   next
     case False
    hence b7: m \ a = None \ by \ blast
     hence b8: Some y = ([+]_m M) a using b1 unfolding merge-def
      by (metis Diff-iff insertI1 insert-absorb2 option.distinct(1) singletonD the-equality)
    hence b9: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None \ unfolding \ Merge-def
      by (metis (mono-tags, lifting) mem-Collect-eq option.simps(3) singleton-iff the-equality)
     hence t8: \forall m' \in M \cup \{m\}. m' \ a = Some \ y \lor m' \ a = None \ using \ b7 \ by \ simp
     from b8\ b9 obtain m' where x1: m' \in M and x2: m' a = Some\ y unfolding Merge-def
      by (smt (verit, best) all-not-in-conv empty-not-insert mem-Collect-eq option.distinct(1))
    then show ?thesis using t8 unfolding Merge-def
      by (smt (z3) Collect-cong Collect-empty-eq UnCI singleton-conv the-equality)
   show ([+]_m M \uplus_m m) a = ([+]_m (M \cup \{m\})) a
     using b1 b2 by presburger
 qed
```

```
qed
```

```
lemma merge-Merge-diff:
 assumes m: m \in M
    and d: \forall m' \in M - \{m\}. \ dom \ m \cap \ dom \ m' = \{\}
 \mathbf{shows} \,\biguplus_{\,m} \, M \,=\, \biguplus_{\,m} \, \left(M \!-\! \{m\}\right) \,\uplus_{m} \, m
 using d m merge-Merge-union[of <math>M-\{m\} m] by (simp\ add:\ insert-absorb)
lemma map-add-merge:
 assumes d: dom \ m_1 \cap dom \ m_2 = \{\}
 shows m_1 ++ m_2 = m_1 \uplus_m m_2
proof (rule map-le-antisym)
 show m_1 ++ m_2 \subseteq_m m_1 \uplus_m m_2
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a1: a \in dom \ (m_1 ++ m_2)
   then obtain y where y1: Some y = (m_1 ++ m_2) a by (metis domD)
   hence Some \ y = (m_1 \uplus_m m_2) \ a
   proof (cases a \in dom m_1)
    {\bf case}\ \mathit{True}
    hence b\theta: m_2 a = None using d by blast
    hence b1: (m_1 ++ m_2) a = m_1 a using d by (simp add: domIff map-add-dom-app-simps(3))
    then show ?thesis using b0 y1 unfolding merge-def apply (simp add: b1)
      by (smt (verit, ccfv-SIG) Diff-insert-absorb empty-iff insertE insert-commute
          option.distinct(1) the-equality)
   next
     {f case}\ {\it False}
    hence b2: (m_1 ++ m_2) \ a = m_2 \ a \ using \ d \ by \ (simp \ add: map-add-dom-app-simps(2))
    then show ?thesis using False y1 unfolding merge-def apply (simp add: b2)
      by (smt (verit, ccfv-threshold) Diff-insert-absorb domIff empty-iff insert-iff
          option.distinct(1) the-equality)
   qed
   then show (m_1 ++ m_2) a = (m_1 \uplus_m m_2) a using y1 by presburger
 qed
 show m_1 \uplus_m m_2 \subseteq_m m_1 ++ m_2
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a2: a \in dom \ (m_1 \uplus_m m_2)
   then obtain y where y1: Some y = (m_1 \uplus_m m_2) a by (metis domD)
   hence Some y = (m_1 + + m_2) a
   proof (cases a \in dom \ m_1)
     case True
    hence b3: m_2 a = None using d by blast
    have b4: m_1 a = Some y using y1 True d unfolding merge-def apply (simp only: b3)
      by (metis (no-types, lifting) Diff-iff insertE option.distinct(1) singletonI the-equality)
     then show ?thesis by (simp add: b3 map-add-def)
   next
     case False
    hence b5: m_1 a = None by blast
```

```
have b6: m_2 \ a = Some \ y \ using \ y1 \ False \ d \ unfolding \ merge-def \ apply \ (simp \ only: b5)
      by (metis Diff-iff insertCI insertE not-None-eq theI)
     then show ?thesis by simp
   qed
   then show (m_1 \uplus_m m_2) a = (m_1 ++ m_2) a using y1 by presburger
 qed
qed
fun map-add-seq where
 map-add-seq\ s\ []=s
| map-add-seq \ s \ (m\#ms) = map-add-seq \ (s ++ m) \ ms
lemma map-add-seq-foldl: map-add-seq s ms = foldl map-add s ms
proof (induction ms arbitrary: s)
 case Nil
 then show ?case by fastforce
next
 case (Cons a ms)
 then show ?case by simp
qed
lemma seq-set-dom:
 \forall m_1 \in set \ ms. \forall m_2 \in set \ ms. \ m_1 \neq m_2 \longrightarrow dom \ m_1 \cap dom \ m_2 = \{\}
proof (induction ms)
 case Nil
 then show ?case by auto
next
 case (Cons a ms)
 then show ?case by (metis in-set-conv-nth)
qed
lemma map-add-seq-Merge:
 \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
 \implies map\text{-}add\text{-}seq \ s \ ms = s ++ (\biguplus_m \ set \ ms)
proof (induction ms arbitrary: s)
 case Nil
 then show ?case by simp
next
 case (Cons a ms)
 have h0: \forall k. \ k < length \ ms \longrightarrow ms! \ k = (a \# ms)! (Suc \ k) by simp
 have h1: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
 proof (clarify)
   fix i j
   assume a1: i < length ms
     and a2: j < length ms
     and a3: dom (ms!i) \cap dom (ms!j) \neq \{\}
   then show i = j
     by (metis Cons.prems(1) Suc-leI h0 le-imp-less-Suc length-Cons old.nat.inject)
```

```
qed
 have h2: \forall m \in set \ ms. \ a \neq m \longrightarrow dom \ a \cap dom \ m = \{\}
   by (meson\ Cons.prems(1)\ list.set-intros(1)\ list.set-intros(2)\ seq-set-dom)
 have h3: a \neq Map.empty \implies a \notin set ms
 proof -
   assume a4: a \neq Map.empty
   hence a5: dom \ a \neq \{\} by simp
   thus a \notin set \ ms \ using \ h0 \ Cons.prems(1)
     by (metis Diff-Diff-Int Diff-cancel Diff-empty Suc-less-eq in-set-conv-nth length-Cons
        nat.simps(3) nth-Cons-0 zero-less-Suc)
 qed
 have h3: dom \ a \cap dom \ (\biguplus_m \ set \ ms) = \{\}
   using h2 h3 not-dom-Merge by fastforce
 have h4: map-add-seq (s ++ a) ms = (s ++ a) ++ [+]_m set ms using Cons.IH card-length h1 by blast
 have h5: ... = s ++ (a ++ \biguplus_m set ms) by simp
 have h6: ... = s ++ (a \uplus_m \biguplus_m set ms) using map-add-merge[of a \biguplus_m set ms] by (simp add: h3)
 have h7: ... = s ++ (\biguplus_m (set \ ms \cup \{a\}))
   using h2 h3 map-add-merge not-dom-Merge merge-Merge-union[of set ms a]
   by (smt (verit) DiffD1 DiffD2 DiffI Diff-empty Diff-insert-absorb Int-commute
      Int-empty-right Un-empty-right disjoint-iff-not-equal domIff insert-Diff insert-Diff-single
      map-add-dom-app-simps(1) merge-Merge-diff merge-comm mk-disjoint-insert)
 then show ?case by (metis h4 h5 h6 insert-is-Un list.simps(15) map-add-seq.simps(2) sup-commute)
qed
definition map-add-all where map-add-all ms = map-add-seq Map.empty ms
lemma add-all: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
   \implies map\text{-}add\text{-}all\ ms = \biguplus_m\ set\ ms
 using map-add-seq-Merge[of ms Map.empty]
 by (simp add: map-add-all-def)
lemma add-all-empty[simp]: map-add-all [] = Map.empty
 by (simp add: map-add-all-def)
lemma add-all-left: m ++ map-add-all ms = map-add-all (m \# ms)
proof (induction ms arbitrary: m)
 case Nil
 then show ?case by (simp add: map-add-all-def)
next
 case (Cons a ms)
 then show ?case by (metis map-add-all-def map-add-assoc map-add-seq.simps(2))
fun map-Add-seg where
 map-Add-seq\ S\ []=S
| map\text{-}Add\text{-}seq S (M\#Ms) = map\text{-}Add\text{-}seq (S ** M) Ms
lemma map-Add-seq-foldl: map-Add-seq S Ms = foldl map-Add S Ms
proof (induction Ms arbitrary: S)
 case Nil
```

```
then show ?case by fastforce
next
 case (Cons a ms)
 then show ?case by simp
\mathbf{qed}
fun map-seq-in where
 map\text{-}seq\text{-}in [] [] = True
| map\text{-seq-in } (x\#xs) (X\#XS) = (x \in X \land map\text{-seq-in } xs \ XS)
| map\text{-}seq\text{-}in - - = False
lemma map-seq-in-ex: \llbracket m \in set \ ms; \ map-seq-in \ ms \ Ms \ \rrbracket \Longrightarrow \exists \ M \in set \ Ms. \ m \in M
proof (induction Ms arbitrary: ms)
 case Nil
 then show ?case using map-seq-in.elims(2) by force
next
 case (Cons a ms)
 then show ?case by (metis list.set-cases list.set-intros(1) list.set-intros(2) map-seq-in.simps(2))
lemma map-seq-in-length: map-seq-in ms Ms \Longrightarrow length ms = length Ms
proof (induction Ms arbitrary: ms)
 case Nil
 then show ?case using map-seq-in.elims(2) by auto
next
 case (Cons a Ms)
 then show ?case using map-seq-in.elims(2) by force
qed
lemma map-seq-in-index: [map-seq-in \ ms \ Ms; \ i < length \ Ms] \implies ms! \ i \in Ms! \ i
proof (induction Ms arbitrary: ms i)
 {\bf case}\ Nil
 then show ?case by simp
next
 case (Cons a Ms)
 have h1: map-seq-in (tl ms) Ms
   by (metis Cons.prems(1) list.exhaust-sel map-seq-in.simps(2) map-seq-in.simps(4))
 show ?case
 proof (cases i = 0)
   case True
   then show ?thesis using Cons.prems(1) map-seq-in.elims(2) by fastforce
 next
   case False
   obtain j where j1: Suc j = i by (metis\ False\ old.nat.exhaust)
   hence h2: j < length Ms  using Cons.prems(2) by force
   hence h3: (tl\ ms) \ !\ j \in Ms \ !\ j by (simp\ add:\ Cons.IH\ h1)
   then show ?thesis
     by (metis Cons.prems(1) j1 list.exhaust-sel map-seq-in.simps(4) nth-Cons-Suc)
 qed
qed
```

```
definition map-seq-of where
 map-seq-of ms Ms \equiv map-seq-in ms Ms \land
   (\forall M \in set \ Ms. \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 = dom \ m_2)
lemma map\text{-}seq\text{-}of\text{-}empty[simp]: map\text{-}seq\text{-}of ms [] \Longrightarrow ms = []
 using map-seq-in.elims(2) map-seq-of-def by blast
lemma map-seq-of-wk: map-seq-of ms Ms \Longrightarrow map-seq-in ms Ms
 using map-seq-of-def by blast
lemma map-seq-of-in:
 \llbracket map\text{-}seq\text{-}of\ ms\ Ms; 
    m_1 \in set ms;
    m_2 \in set ms;
    m_1 \neq m_2 \parallel \Longrightarrow \exists M_1 \in set \ Ms. \exists M_2 \in set \ Ms. \ M_1 \neq M_2 \land m_1 \in M_1 \land m_2 \in M_2
proof (induction Ms arbitrary: ms)
 case Nil
 then show ?case
   unfolding map-seq-of-def by (metis empty-iff list.collapse map-seq-in.simps(3) set-empty)
 case (Cons a Ms)
 hence h0: \forall k. \ k < length (tl ms) \longrightarrow (tl ms) ! k = ms! (Suc k)
   unfolding map-seq-of-def apply clarify
   by (metis equals0D hd-Cons-tl list.set(1) nth-Cons-Suc)
 then have h1: \forall i \ j. \ i < length \ (tl \ ms) \land j < length \ (tl \ ms) \land dom \ ((tl \ ms)!i) \cap dom \ ((tl \ ms)!j) \neq \{\} \longrightarrow i
= j
   using Cons. prems unfolding map-seq-of-def apply clarify
   by (metis Nitpick.size-list-simp(2) Suc-inject Suc-leI le-imp-less-Suc length-greater-0-conv
       length-pos-if-in-set nth-tl)
 have h2: \forall M \in set Ms. \ \forall m_1 \in M. \ \forall m_2 \in M. \ dom \ m_1 = dom \ m_2
   using Cons.prems unfolding map-seq-of-def apply clarify by (meson list.set-intros(2))
 have h4: map-seq-in (tl ms) Ms using Cons.prems unfolding map-seq-of-def apply clarify
   by (metis\ length-greater-0-conv\ length-pos-if-in-set\ list.\ exhaust-sel\ map-seq-in.\ simps(2))
 have h5: m_1 \neq m_2 by (simp add: Cons.prems)
 then show ?case
 proof (cases m_1 \in set (tl \ ms))
   case True
   hence h6: m_1 \in set (tl \ ms) by simp
   then show ?thesis
   proof (cases m_2 \in set (tl \ ms))
     case True
     hence h7: m_2 \in set (tl \ ms) by simp
     have \exists M_1 \in set Ms. \ \exists M_2 \in set Ms. \ M_1 \neq M_2 \land m_1 \in M_1 \land m_2 \in M_2
       using Cons.IH Cons.prems(4) h1 h2 h4 h6 h7 unfolding map-seq-of-def
      by (smt (verit, best) card-length)
     then show ?thesis by (meson\ list.set-intros(2))
   next
     case False
```

```
hence h7: m_2 \notin set (tl \ ms) by simp
     hence x1: m_2 \in a
       using Cons.prems(1) Cons.prems(3) list.set-cases
       unfolding map-seq-of-def apply clarify by fastforce
     obtain M where m_1 \in M and M \in set Ms by (meson h4 h6 map-seq-in-ex)
     then show ?thesis
       using Cons.prems(1) Cons.prems(2) Cons.prems(3) h5 x1
       unfolding map-seq-of-def apply clarify
       by (smt (verit) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
   qed
 next
   case False
   hence h6: m_1 \notin set (tl \ ms) by simp
   hence x1: m_1 \in a using Cons.prems(1) Cons.prems(2) unfolding map-seq-of-def apply clarify
     using list.set-cases by fastforce
   then show ?thesis
   proof (cases m_2 \in set (tl \ ms))
     case True
     hence h7: m_2 \in set (tl \ ms) by simp
     then show ?thesis
       using Cons.prems(1) Cons.prems(2) Cons.prems(3) h5 unfolding map-seq-of-def apply clarify
       by (smt (verit, best) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
     case False
     then show ?thesis
       by (metis Cons.prems(2) Cons.prems(3) h5 h6 list.exhaust-sel set-ConsD tl-Nil)
   qed
 qed
qed
lemma map-Add-seg-as-add-seg:
 map\text{-}Add\text{-}seq\ S\ Ms = \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s \in S\ \land\ map\text{-}seq\text{-}in\ ms\ Ms}\}
proof (induction Ms arbitrary: S)
 case Nil
 then show ?case
 proof
   show map\text{-}Add\text{-}seq\ S\ []\subseteq \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s\in S\ \land\ map\text{-}seq\text{-}in\ ms\ []\}
   proof
     \mathbf{fix} \ x
     assume x \in map\text{-}Add\text{-}seq S
     then show x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ []\}
       by (metis\ map-add-seq.simps(1)\ map-seq-in.simps(1))
   qed
 next
   show \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s\in S\land map\text{-}seq\text{-}in\ ms\ []\}\subseteq map\text{-}Add\text{-}seq\ S\ []
   proof
     \mathbf{fix} \ x
     assume x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ []\}
     then show x \in map\text{-}Add\text{-}seq S
```

```
apply simp
       using map-seq-in.elims(1) by force
   qed
 qed
next
 case (Cons A Ms)
 have h1: map-Add\text{-seq}\ (S**A)\ Ms = \{map-add\text{-seq}\ s\ ms \mid s\ ms.\ s \in (S**A) \land map\text{-seq-in}\ ms\ Ms\}
   using local.Cons by blast
 \mathbf{show} ?case
 proof
   show map-Add-seq S (A\#Ms) \subseteq \{map-add\text{-seq }s \text{ }ms \mid s \text{ }ms. \text{ }s \in S \land map\text{-seq-in }ms \text{ }(A\#Ms)\}
   proof
     \mathbf{fix} \ x
     assume a1: x \in map\text{-}Add\text{-}seq\ S\ (A \# Ms)
     hence a2: x \in map\text{-}Add\text{-}seq\ (S ** A)\ Ms\ by\ simp
     obtain s \ a \ ms where p1: s \in S and
                        p2: a \in A and
                        p3: map-seq-in ms Ms and
                        p4: x = map-add-seq (s ++ a) ms
       by (smt (verit, ccfv-SIG) a2 h1 map-Add-def mem-Collect-eq)
     have a3: map-seq-in (a\#ms) (A\#Ms) by (simp\ add:\ p2\ p3)
     then show x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ (A \# Ms)\}
       by (smt (verit) map-add-seq.simps(2) mem-Collect-eq p1 p4)
   qed
 next
   show \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s\in S\ \land\ map\text{-}seq\text{-}in\ ms\ (A\#Ms)\}\subseteq map\text{-}Add\text{-}seq\ S\ (A\#Ms)
   proof
     \mathbf{fix} \ x
     assume a4: x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ (A \# Ms)\}
     then obtain s a ms where g1: s \in S and
                             q2: a \in A and
                             q3: map-seq-in ms Ms and
                             q4: x = map-add-seq s (a\#ms)
       by (smt (verit, del-insts) CollectD list.discI list.sel(1) list.sel(3) map-seq-in.elims(2))
     show x \in map\text{-}Add\text{-}seq\ S\ (A \# Ms)
       using h1 map-Add-def q1 q2 q3 q4 by fastforce
   qed
 qed
qed
definition Dom where Dom X \equiv \bigcup x \in X. (dom x)
lemma Dom-single: assumes \exists y. P y shows Dom \{ [a \mapsto y] \mid y. P y \} = \{a\}
proof
 show Dom \{[a \mapsto y] | y. P y\} \subseteq \{a\}
   unfolding Dom-def dom-def apply (simp; clarify) using domIff by fastforce
next
 show \{a\} \subseteq Dom \{[a \mapsto y] \mid y. P y\}
   using assms unfolding Dom-def dom-def apply (simp; clarify) by fastforce
qed
```

```
definition seq-of-maps where
 seq-of-maps Ms \equiv
   (\forall M \in set \ Ms. \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 = dom \ m_2)
lemma seq-of-maps-hd: assumes seq-of-maps (M#Ms) shows seq-of-maps Ms
proof -
 have h0: \forall k. \ k < length Ms \longrightarrow Ms! \ k = (M\#Ms)! (Suc \ k)
 thus ?thesis using assms unfolding seq-of-maps-def apply clarify
  by (metis Suc-inject Suc-leI le-imp-less-Suc length-Cons list.set-intros(2))
qed
lemma maps-seq-of:
 assumes M1: seq-of-maps Ms
    and M2: map-seq-in ms Ms
  shows map-seq-of ms Ms
proof -
 have h1: map-seq-in ms Ms by (simp add: M2)
 have h2: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
 proof clarify
  fix i j
  assume a1: i < length ms
     and a2: j < length ms
     and a3: dom\ (ms\ !\ i)\cap dom\ (ms\ !\ j)\neq \{\}
  have k1: ms! i \in Ms! i by (metis a1 h1 map-seq-in-index map-seq-in-length)
  have k2: ms! j \in Ms! j by (metis a2 h1 map-seq-in-index map-seq-in-length)
  obtain x where x1: x \in dom \ (ms! \ i) and x2: x \in dom \ (ms! \ j) using a3 by blast
  have k4: x \in Dom (Ms!j) using k2: x2 unfolding Merge-def Dom-def apply clarify by blast
  have k5: Dom (Ms!i) \cap Dom (Ms!j) \neq \{\} using k3 \ k4 by blast
  show i = j using M1 unfolding seq-of-maps-def by (metis a1 a2 h1 k5 map-seq-in-length)
 qed
 have h3: \forall M \in set Ms. \ \forall m_1 \in M. \ \forall m_2 \in M. \ dom \ m_1 = dom \ m_2 by (metis M1 seq-of-maps-def)
 have h4: card (set Ms) < length Ms by (simp add: card-length)
 show ?thesis using h1 h2 h3 h4 unfolding map-seq-of-def by blast
qed
ms (M\#Ms)
proof
 show M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ Ms\} \subset \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ (M \# Ms)\}
 proof
  \mathbf{fix} \ x
  assume a1: x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ Ms \}
  then obtain m ms where m1: m \in M and m2: map-seq-in ms Ms and m3: x = m ++ map-add-all ms
    unfolding map-Add-def by blast
  have x = map-add-all \ (m\#ms) by (simp\ add:\ add-all-left\ m3)
   then show x \in \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ (M \# Ms)\} using m1 m2 by fastforce
```

```
qed
next
 show \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ (M\ \#\ Ms)\}\subseteq M\ **\ \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ Ms\}
 proof
   \mathbf{fix} \ x
   assume a1: x \in \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ (M\ \#\ Ms)\}
   then obtain m ms where m1: m \in M and m2: map-seq-in (m \# ms) (M \# Ms) and m3: x = map-add-all
     apply (simp; clarify) by (metis map-seq-in.elims(2) map-seq-in.simps(2) map-seq-in.simps(4))
   have h1: map\text{-}seq\text{-}in \ ms \ Ms \ using \ m2 \ by \ force
   have h2: x = m ++ map-add-all ms by (simp add: add-all-left m3)
   show x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ Ms \}
     unfolding map-Add-def using h1 h2 m1 by blast
 qed
qed
lemma map-add-seq-of-shift:
 assumes seq-of-maps (M \# Ms)
 shows M ** \{map\text{-}add\text{-}all\ ms \mid ms.\ map\text{-}seq\text{-}of\ ms\ Ms\} = \{map\text{-}add\text{-}all\ ms \mid ms.\ map\text{-}seq\text{-}of\ ms\ (M\#Ms)\}
 show M ** \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ Ms\} \subseteq \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}
 proof
   \mathbf{fix} \ x
   assume a1: x \in M ** \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ Ms\}
   then obtain m ms where m1: m \in M and m2: map-seq-of ms Ms and m3: x = m ++ map-add-all ms
     unfolding map-Add-def by blast
   have h1: x = map-add-all \ (m\#ms) by (simp\ add:\ add-all-left\ m3)
   have h2: map-seq-of (m\#ms) (M \# Ms)
     by (metis assms m1 m2 map-seq-in.simps(2) map-seq-of-def maps-seq-of)
   show x \in \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}\ using\ h1\ h2\ by\ blast
 qed
next
 show \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}\subseteq M\ **\ \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ Ms\}
 proof
   assume a1: x \in \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}
   then obtain m ms where m1: m \in M and m2: map-seq-of (m \# ms) (M \# Ms) and m3: x = map-add-all
(m\#ms)
     apply (simp; clarify) using map-seq-in.elims(2) map-seq-of-def by blast
   have h1: map\text{-}seq\text{-}of ms Ms using }m2
     by (metis assms map-seq-in.simps(2) map-seq-of-def maps-seq-of seq-of-maps-hd)
   have h2: x = m ++ map-add-all ms by (simp add: add-all-left m3)
   show x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ Ms \}
     using h1 h2 m1 map-Add-def by fastforce
 qed
qed
lemma map-Add-seq-all: seq-of-maps Ms \Longrightarrow map-Add-seq S Ms = S ** \{map-add-all ms \mid ms. map-seq-of ms
proof (induction Ms arbitrary: S)
```

```
{\bf case}\ Nil
   have h1: map-Add-seq S = S  by simp
   \mathbf{have}\ \{\mathit{map-add-all}\ \mathit{ms}\ |\ \mathit{ms}.\ \mathit{map-seq-of}\ \mathit{ms}\ []\} = \{\mathit{Map.empty}\}
       show \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ []\}\subseteq \{Map.empty\}
            using map-seq-of-empty by fastforce
   next
       show \{Map.empty\} \subseteq \{map-add-all\ ms\ | ms.\ map-seq-of\ ms\ []\}
            apply (simp add: map-add-all-def)
            by (metis emptyE empty-set less-nat-zero-code list.size(3) map-add-seq.simps(1)
                     map-seq-in.simps(1) map-seq-of-def)
   qed
   hence S = S ** \{map-add-all \ ms \mid ms. \ map-seq-of \ ms \ || \} by (metis \ map-Add-unit-right)
   then show ?case using h1 by blast
next
   case (Cons a Ms)
   have h1: map-Add-seq (S ** a) Ms = (S ** a) ** \{map-add-all ms \mid ms. map-seq-of ms Ms \}
        using local.Cons seq-of-maps-hd by blast
   have h2: ... = S ** (a ** \{map-add-all \ ms \mid ms. \ map-seq-of \ ms \ Ms\}) by (simp \ add: map-Add-assoc)
   have h3: ... = S ** \{map-add-all\ ms \mid ms.\ map-seq-of\ ms\ (a\#Ms)\}
       by (simp add: Cons.prems map-add-seq-of-shift)
   then show ?case by (simp add: h1 h2)
qed
lemma map-Add-seq-Merge:
   assumes seq-of-maps Ms
   shows map\text{-}Add\text{-}seq\ S\ Ms = S ** \{\biguplus_{m}\ set\ ms\ |\ ms.\ map\text{-}seq\text{-}of\ ms\ Ms\}
   show map-Add-seq S Ms \subseteq S ** \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-of } ms Ms \}
   proof
       \mathbf{fix} \ x
       assume a1: x \in map\text{-}Add\text{-}seq\ S\ Ms
       hence h1: x \in S ** \{map-add-all\ ms \mid ms.\ map-seq-of\ ms\ Ms\} using assms map-Add-seq-all by blast
       then obtain s ms where s1: s \in S and s2: map-seq-of ms Ms and s3: x = s ++ map-add-all ms
            unfolding map-Add-def by blast
       have h2: map-add-all \ ms = \biguplus_m \ set \ ms \ using \ s2 \ add-all[of \ ms] \ unfolding \ map-seq-of-def
            by (meson card-length)
       show x \in S ** \{ [+]_m \text{ set } ms \mid ms. \text{ } map\text{-}seq\text{-}of \text{ } ms \text{ } Ms \} \text{ } using \text{ } h2 \text{ } map\text{-}Add\text{-}def \text{ } s1 \text{ } s2 \text{ } s3 \text{ } by \text{ } fastforce
   qed
   show S ** \{[+]_m \text{ set } ms \mid ms. \text{ map-seq-of } ms Ms\} \subseteq map-Add-seq S Ms
   proof
       assume a1: x \in S ** \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-of } ms Ms \}
       \textbf{then show} \ x \in \textit{map-Add-seq S Ms using } \textit{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assmall } \textit{assms } \textit{add-all } \textit{map-Add-seq-all} [\textit{of Ms S}] \ \textbf{unfolding } \textit{map-seq-of-def} \\ \textbf{assmall } \textit{assmall } \textit{assm
            by (smt (verit) Collect-cong card-length)
   qed
qed
```

```
fun map-add-seq-pair where
 map-add-seq-pair(s_1, s_2)[] = (s_1, s_2)
| map-add-seq-pair (s_1, s_2) ((m_1, m_2) \# ms) = map-add-seq-pair (s_1 + + m_1, s_2 + + m_2) ms
lemma map-add-seq-zip:
 \llbracket length \ ms = length \ ns; \ xs = zip \ ms \ ns \ \rrbracket \Longrightarrow map-add-seq-pair \ (s_1, \ s_2) \ xs = (map-add-seq \ s_1 \ ms, \ map-add-seq
s_2 ns
proof (induction xs arbitrary: s_1 s_2 ms ns)
 case Nil
 then show ?case by force
next
 case (Cons a xs)
 then obtain a_1 a_2 where p_1: a = (a_1, a_2) using old.prod.exhaust by blast
 obtain ms' where p2: ms = a_1 \# ms' by (metis\ Cons.prems(2)\ p1\ prod.inject\ zip-eq-ConsE)
 obtain ns' where p3: ns = a_2 \# ns' by (metis Cons.prems(2) p1 prod.inject zip-eq-ConsE)
 have map-add-seq-pair (s_1, s_2) (a\#x) = map-add-seq-pair (s_1 ++ a_1, s_2 ++ a_2) xs by (simp\ add:\ p1)
 then show ?case using Cons.IH Cons.prems(1) Cons.prems(2) p2 p3 by force
qed
lemma map-add-seq-Merge-pair:
 assumes dM: \forall m_1 \in M. \forall m_2 \in M. dom m_1 \cap dom m_2 = \{\}
    and dN: \forall n_1 \in N. \forall n_2 \in N. dom n_1 \cap dom n_2 = \{\}
    and sM: M = set ms
    and sN: N = set ns
    and cM: card M = length ms
    and cN: card N = length ns
    and cC: card M = card N
   shows map-add-seg-pair (sm, sn) (zip\ ms\ ns) = (sm\ ++\ ([+]_m\ M), sn\ ++\ ([+]_m\ N))
 using assms by (metis map-add-seq-Merge map-add-seq-zip nth-mem)
lemma map-update-merge:
 assumes d: a \notin dom \ m
 shows [a \mapsto b] ++ m = [a \mapsto b] \uplus_m m
 by (simp add: d map-add-merge)
fun map-upd-seg where
 map-upd-seq\ f\ s\ []=s
| map-upd-seq f s (m\#ms) = map-upd-seq f (s(m\mapsto f m)) ms
lemma map-upd-seq-foldl: map-upd-seq f s ms = foldl (\lambda s \ a. \ s(a \mapsto f \ a)) \ s \ ms
proof (induction ms arbitrary: s)
 case Nil
 then show ?case by fastforce
next
 case (Cons a ms)
 then show ?case by simp
qed
lemma map-upd-seq-add: map-upd-seq f s ms = map-add-seq s (map (\lambda a. [a \mapsto f a]) ms)
proof (induction ms arbitrary: s)
```

```
{\bf case}\ Nil
 then show ?case by simp
next
 case (Cons a ms)
 have map-upd-seq f (s(a \mapsto f a)) ms = map-add-seq (s(a \mapsto f a)) (map (\lambda a. [a \mapsto f a]) ms)
   using local.Cons by blast
 then show ?case unfolding map-upd-seq-foldl
   by (smt (verit, best) foldl-Cons list.distinct(1) list.inject list.simps(9)
       map-add-seq.elims singleton-map-upd)
qed
lemma map-upd-Merge:
 assumes c: card (set xs) = length xs
   shows map-upd-seq f s xs = s ++ ([+]_m \{ [x \mapsto f x] \mid x. \ x \in set \ xs \})
proof -
 have h0: map-upd-seq <math>f s xs = map-add-seq <math>s (map (\lambda a. [a \mapsto f a]) xs)
 proof (induction xs arbitrary: s)
   case Nil
   then show ?case by simp
 next
   case (Cons a xs)
   then show ?case using map-upd-seq-add by blast
 have h4: set (map (\lambda a. [a \mapsto f a]) xs) = \{ [x \mapsto f x] \mid x. x \in set xs \}
 proof (induction xs)
   case Nil
   then show ?case by force
 next
   case (Cons a xs)
   have x1: set (map (\lambda a. [a \mapsto f a]) (a \# xs)) \subseteq \{ [x \mapsto f x] \mid x. x \in set (a \# xs) \}
   proof
     \mathbf{fix} \ x
     assume a1: x \in set (map (\lambda a. [a \mapsto f a]) (a \# xs))
     show x \in \{[x \mapsto f \ x] \ | x. \ x \in set \ (a \# xs)\} using a1 by auto
   have x2: { [x \mapsto f x] \mid x. \ x \in set \ (a\#xs) } \subseteq set \ (map \ (\lambda a. \ [a \mapsto f \ a]) \ (a\#xs))
   proof
     \mathbf{fix} \ x
     assume a1: x \in \{[x \mapsto f \ x] \mid x. \ x \in set \ (a \# xs)\}
     show x \in set (map (\lambda a. [a \mapsto f a]) (a \# xs)) using a1 by auto
   qed
   show ?case using x1 x2 by blast
 qed
 obtain ms where ms1: ms = map (\lambda a. [a \mapsto f a]) xs by blast
 have h1: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
   using c apply (simp add: ms1 singleton-unfold; clarify)
   by (smt (verit, best) card-distinct disjoint-iff domIff nth-eq-iff-index-eq nth-map)
 hence h2: map-add-seq s ms = s ++ ([+]<sub>m</sub> set ms) by (simp add: map-add-seq-Merge)
 hence h3: ... = s + + (\biguplus_m \{ [x \mapsto f x] \mid x. \ x \in set \ xs \}) using h4 \ ms1 by presburger
 show ?thesis using h0 h2 h4 ms1 by auto
```

qed

```
fun map-Upd-seq where
 map\text{-}Upd\text{-}seq f S \parallel = S
| map\text{-}Upd\text{-}seq f S (m\#ms) = map\text{-}Upd\text{-}seq f \{ s(m\mapsto x) | s x. s \in S \land x \in f m \} ms
definition maps-of where maps-of f x = \{ [x \mapsto y] \mid y. \ y \in f x \}
lemma map-maps-hd: map (maps-of f) (x\#xs) = \{ [x \mapsto y] \mid y. y \in f \ x \} \#map (maps-of f) xs
 by (simp add: maps-of-def)
lemma Dom-maps-of:Dom (\bigcup (set (map (maps-of f) xs))) \subseteq set xs
proof (induction xs)
 case Nil
 then show ?case unfolding Dom-def dom-def maps-of-def by (simp; clarify)
next
 case (Cons a xs)
 then show ?case unfolding Dom-def dom-def maps-of-def apply simp by fastforce
lemma Dom-maps-of-inner: \forall x \in set \ xs. \ f \ x \neq \{\} \Longrightarrow Dom (\bigcup (set (map (maps-of f) \ xs))) = set \ xs
proof (induction xs)
 case Nil
 then show ?case using Dom-def by fastforce
next
 case (Cons a xs)
 have h1: Dom (\bigcup (set (map (maps-of f) xs))) = set xs using Cons.IH Cons.prems by force
 have h2: Dom([] (set (map (maps-of f) (a \# xs)))) =
     Dom (\bigcup set (\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map (maps-of f) \ xs)))
   by (metis map-maps-hd)
 have h3: ... = Dom (\bigcup (\{\{[a \mapsto y] \mid y.\ y \in f\ a\ \}\} \cup set\ (map\ (maps-of\ f)\ xs))) by force
 have h4: ... = Dom (\{ [a \mapsto y] \mid y. \ y \in f \ a \} \cup \bigcup (set (map (maps-of f) \ xs))) by force
 have h5: ... = \{a\} \cup Dom (\bigcup (set (map (maps-of f) xs)))
   unfolding Dom-def dom-def apply simp apply (rule antisym)
   using SUP-le-iff apply fastforce
   apply (simp; clarify)
   by (metis Cons.prems ex-in-conv fun-upd-same list.set-intros(1))
 then show ?case using h1 h2 by force
qed
lemma Dom-maps-of-outer: [\![ \forall x \in set \ xs. \ f \ x \neq \{ \} ]\!]; k < length \ xs. \ [\![ \implies Dom \ ((map \ (maps-of \ f) \ xs)!k) \subseteq set \ xs. ]\!]
proof (induction xs arbitrary: k)
 case Nil
 then show ?case by simp
next
 case (Cons a xs)
   then show ?case
   proof (cases k = 0)
     {f case} True
     have h1: Dom (map (maps-of f) (a \# xs) ! k) = Dom (({ [a \mapsto y] | y. y \in f a } \# map (maps-of f) xs) ! k)
```

```
by (metis map-maps-hd)
     have h2: ... = Dom (\{ [a \mapsto y] \mid y. \ y \in f \ a \}) by (simp \ add: \ True)
     have h3: ... = \{a\} using Cons.prems(1) by (simp\ add:\ Dom-single\ ex-in-conv)
     then show ?thesis using h1 h2 by force
   next
     {\bf case}\ \mathit{False}
     \mathbf{have}\ \mathit{h1}\colon \mathit{Dom}\ (\mathit{map}\ (\mathit{maps-of}\ f)\ (\mathit{a}\ \#\ \mathit{xs})\ !\ \mathit{k}) = \mathit{Dom}\ ((\{\ [\mathit{a}\mapsto\mathit{y}]\ |\ \mathit{y}.\ \mathit{y}\in\mathit{f}\ \mathit{a}\ \}\#\mathit{map}\ (\mathit{maps-of}\ \mathit{f})\ \mathit{xs})\ !\ \mathit{k})
       by (metis map-maps-hd)
     have h2: ... = Dom ((map (maps-of f) xs) ! (k-1))
       by (simp add: False zero-less-iff-neq-zero)
     then show ?thesis
       using Cons.IH Cons.prems(1) Cons.prems(2) False apply (simp; clarify)
       by (metis Suc-less-eq Suc-pred subsetD)
   qed
qed
lemma Dom-maps-of-diff: [ card (set xs) = length xs; \forall x \in set xs. f x \neq \{\}; i < length <math>xs; j < length <math>xs;
 i \neq j \implies Dom ((map (maps-of f) \ xs)!i) \cap Dom ((map (maps-of f) \ xs)!j) = \{\}
proof (induction xs arbitrary: i j)
 \mathbf{case}\ \mathit{Nil}
 then show ?case
   by simp
 case (Cons a xs)
 then show ?case
 proof (cases i = \theta)
   {\bf case}\ {\it True}
   hence h1: Dom (map (maps-of f) (a \# xs) ! i) = \{a\}
     unfolding Dom-def dom-def maps-of-def apply simp apply (rule antisym)
     apply clarify
      apply (metis option.distinct(1) singleton-unfold)
     apply clarify using Cons.prems(2) by auto
   have h2: j > 0 using Cons.prems(5) True by force
   hence h3: Dom \ (map \ (maps-of \ f) \ (a \# xs) ! j) = Dom \ ((\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map \ (maps-of \ f) \ xs) ! j)
   have h4: ... = Dom (map (maps-of f) xs! (j-1)) using h2 by force
   have h5: ... \subseteq set xs
     using h2
     by (metis Cons.prems(2) Cons.prems(4) Dom-maps-of-outer One-nat-def Suc-less-eq Suc-pred
         length-Cons\ set-subset-Cons\ subset D)
   then show ?thesis
     by (metis Cons.prems(1) Int-insert-left-if0 card-distinct distinct.simps(2) h1 h3 h4
         inf-bot-left subsetD)
 next
   case False
   hence h\theta: i > \theta by simp
   then show ?thesis
   proof (cases j = 0)
     {f case} True
   hence h1: Dom (map (maps-of f) (a \# xs) ! j) = \{a\}
```

```
unfolding Dom-def dom-def maps-of-def apply simp apply (rule antisym)
           apply clarify
             apply (metis option.distinct(1) singleton-unfold)
            apply clarify using Cons.prems(2) by auto
        \textbf{have } \textit{h2} : \textit{Dom } (\textit{map } (\textit{maps-of } f) \ (\textit{a} \ \# \textit{xs}) \ ! \ \textit{i}) = \textit{Dom } ((\{ \ [\textit{a} \mapsto \textit{y}] \ | \ \textit{y}. \ \textit{y} \in \textit{f} \ \textit{a} \ \} \# \textit{map } (\textit{maps-of } f) \ \textit{xs}) \ ! \ \textit{i}) = \textit{pom } ((\{ \ \textit{f} \ | \ \textit{a} \mapsto \textit{y} \} \ | \ \textit{f} \ \textit{a} \ \} \# \textit{map } (\textit{maps-of } f) \ \textit{xs}) \ ! \ \textit{i}) = \textit{pom } ((\{ \ \textit{f} \ | \ \textit{a} \mapsto \textit{y} \} \ | \ \textit{f} \ \textit{a} \ \} \# \textit{map } (\textit{maps-of } f) \ \textit{xs}) \ ! \ \textit{i}) = \textit{pom } ((\{ \ \textit{f} \ | \ \textit{a} \mapsto \textit{y} \} \ | \ \textit{f} \ \textit{a} \ \} \# \textit{map } (\textit{maps-of } f) \ \textit{xs}) \ ! \ \textit{i}) = \textit{pom } (\textit{f} \ | \ \textit{f} \ \textit{a} \ ) = \textit{fom } (\textit{f} \ | \ \textit{f} \ ) = \textit{fom } (\textit{f} \ | \ \textit{f} \ ) = \textit{fom } (\textit{f} \ ) = \textit{fom } (\textit{fom } \ ) = \textit{fom } (\textit{f} 
            by (metis map-maps-hd)
       have h4: ... = Dom (map (maps-of f) xs! (i-1)) using h1 False by force
       have h5: ... \subseteq set xs
            by (metis Cons.prems(2) Cons.prems(3) Dom-maps-of-outer False One-nat-def Suc-less-eq
                    Suc-pred bot-nat-0.not-eq-extremum length-Cons set-subset-Cons subset-iff)
            then show ?thesis
                by (metis Cons.prems(1) Int-insert-right card-distinct distinct.simps(2) h1 h2 h4 inf-bot-right subsetD)
        next
            {f case}\ {\it False}
           have h6: Dom \ (map \ (maps - of \ f) \ (a \# xs) ! \ i) = Dom \ ((\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map \ (maps - of \ f) \ xs) ! \ i)
                by (simp add: maps-of-def)
            have i\theta: ... = Dom (map (maps-of f) xs! (i-1)) by (simp add: h\theta)
           have h7: Dom (map \ (maps - of \ f) \ (a \# xs) ! \ j) = Dom ((\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map \ (maps - of \ f) \ xs) ! \ j)
               by (simp add: maps-of-def)
           have i7: ... = Dom (map (maps-of f) xs! (j-1)) by (simp add: False zero-less-iff-neq-zero)
           have x1: i-1 < length xs using Cons.prems(3) h0 by auto
           have x2: j-1 < length xs using Cons.prems(4) False by force
           have x3: i-1 \neq j-1 by (metis Cons.prems(5) False Suc-pred' gr-zeroI h0)
           have x4: Dom (map (maps-of f) xs! (i-1)) \cap Dom (map (maps-of f) xs! (j-1)) = \{\}
                by (metis Cons.IH Cons.prems(1) Cons.prems(2) card-distinct distinct.simps(2) distinct-card
                        list.set-intros(2) x1 x2 x3)
           then show ?thesis using h6 h7 i6 i7 by blast
        qed
   qed
qed
lemma map-Upd-seq-comp: map-Upd-seq f (map-Upd-seq f S xs) ys = map-Upd-seq f S (xs @ ys)
proof (induction xs arbitrary: S)
   case Nil
   then show ?case by simp
next
   case (Cons a xs)
   then show ?case by simp
qed
lemma map-Upd-comp-mono: S \subseteq T \Longrightarrow map-Upd-seq f S xs \subseteq map-Upd-seq f T xs
proof (induction xs arbitrary: S T)
   case Nil
   then show ?case by simp
next
   case (Cons a xs)
   show ?case
   proof
       assume x \in map\text{-}Upd\text{-}seg\ f\ S\ (a \# xs)
```

```
hence x \in map\text{-}Upd\text{-}seq\ f\ \{s(a \mapsto x) \mid s\ x.\ s \in S \land x \in f\ a\}\ xs
    hence x \in map\text{-}Upd\text{-}seq\ f\ \{s(a \mapsto x) \mid s\ x.\ s \in T \land x \in f\ a\}\ xs
     using Cons.IH[of \{s(a \mapsto x) \mid s \mid x. \mid s \in S \land x \in f \mid a\} \{s(a \mapsto x) \mid s \mid x. \mid s \in T \land x \in f \mid a\}] Cons.prems by blast
    then show x \in map\text{-}Upd\text{-}seq f T (a \# xs) using Cons.prems Cons.IH by simp
  qed
qed
lemma map-Upd-seq-comp-in: [x \in (map-Upd-seq f S xs); y \in map-Upd-seq f \{x\} ys] \implies y \in map-Upd-seq f S
(xs @ ys)
proof (induction xs arbitrary: S)
  case Nil
  then show ?case
  by (metis (no-types, opaque-lifting) empty-subsetI in-mono insert-subsetI map-Upd-comp-mono map-Upd-seq-comp)
next
  case (Cons a xs)
  then show ?case by simp
lemma map-Upd-one: map-Upd-seq f\{a\} [m] = \{a(m \mapsto x) | x. x \in fm\} by force
lemma map-Upd-Add:
  assumes c: card (set xs) = length xs
  shows map-Upd-seq <math>f S xs = map-Add-seq <math>S (map (maps-of f) xs)
proof (induction xs arbitrary: S)
  case Nil
  then show ?case by simp
next
  case (Cons a xs)
  \mathbf{have}\ \mathit{h1}\colon \mathit{map-Upd-seq}\ f\ (S\ **\ \{\ [a\mapsto y]\ |\ y.\ y\in f\ a\ \})\ \mathit{xs} =
        map-Add-seq\ (S ** \{ [a \mapsto y] \mid y.\ y \in fa \})\ (map\ (maps-of\ f)\ xs)\ using\ local.Cons\ by\ blast
  \mathbf{have}\ \mathit{h2}\colon \mathit{map-Upd-seq}\ \mathit{f}\ \mathit{S}\ (\mathit{a}\ \#\ \mathit{xs}) = \mathit{map-Upd-seq}\ \mathit{f}\ \{\ \mathit{s}(\mathit{a}\mapsto \mathit{y})\ | \mathit{s}\ \mathit{y}.\ \mathit{s}\in \mathit{S}\ \land\ \mathit{y}\in \mathit{f}\ \mathit{a}\ \}\ \mathit{xs}\ \mathbf{by}\ \mathit{simp}
  \mathbf{have}\ \mathit{h3}\colon \{\ s(a\mapsto y)\ | s\ y.\ s\in S\ \land\ y\in f\ a\ \} = S\ **\ \{\ [a\mapsto y]\ |\ y.\ y\in f\ a\ \}
    show \{s(a \mapsto y) \mid s \ y. \ s \in S \land y \in f \ a\} \subseteq S ** \{[a \mapsto y] \mid y. \ y \in f \ a\}
      apply (simp add: map-Add-def; clarify) by force
  next
    show S ** \{[a \mapsto y] \mid y. \ y \in f \ a\} \subseteq \{s(a \mapsto y) \mid s \ y. \ s \in S \land y \in f \ a\}
      apply (simp add: map-Add-def; clarify) by auto
  qed
  have h4: map-Add-seq (S ** \{ [a \mapsto y] \mid y. y \in f a \}) (map (maps-of f) xs) =
        map-Add-seq\ S\ (map\ (maps-of\ f)\ (a\ \#\ xs))
    by (simp add: maps-of-def)
  then show ?case using h1 h2 h3 by presburger
lemma [\![ k < length \ xs; \ x \notin set \ xs \ ]\!] \implies x \notin Dom \ (map \ (maps-of \ f) \ xs \ ! \ k)
proof (induction xs arbitrary: k)
 case Nil
```

```
then show ?case
        unfolding Dom-def dom-def by fastforce
next
   case (Cons a xs)
   have k1: k = 0 \Longrightarrow Dom (map (maps-of f) (a \# xs) ! k) \subseteq \{a\}
       apply (simp add: map-maps-hd[of f a xs] maps-of-def Dom-def dom-def; clarify)
       by (metis domI domIff singleton-unfold)
   have k2: k \neq 0 \Longrightarrow Dom \ (map \ (maps-of \ f) \ (a \# xs) \ ! \ k) \subseteq Dom \ (map \ (maps-of \ f) \ xs \ ! \ (k-1)) by auto
   show ?case using Cons.IH Cons.prems(1) Cons.prems(2) k1 k2
       apply (simp; clarify)
        using less-Suc-eq-0-disj by auto
qed
lemma seq-of-map-maps:
   \llbracket card \ (set \ xs) = length \ xs; \ \forall \ x \in set \ xs. \ f \ x \neq \{\} \rrbracket \implies seq-of-maps \ (maps-of \ f) \ xs)
proof (induction xs)
   case Nil
   then show ?case by (simp add: seq-of-maps-def)
next
   case (Cons a xs)
   have h1: seq\text{-}of\text{-}maps \ (map \ (maps\text{-}of \ f) \ xs)
       by (meson Cons.IH Cons.prems(1) Cons.prems(2) card-distinct distinct.simps(2) distinct-card
                list.set-intros(2)
   \textbf{have } \textit{h2} : \forall \textit{i j. i} < \textit{length } (\textit{map } (\textit{maps-of } f) \; (\textit{a \# xs})) \; \land \; \textit{j} < \textit{length } (\textit{map } (\textit{maps-of } f) \; (\textit{a \# xs})) \; \land \; \textit{j} < \textit{length } (\textit{map } (\textit{maps-of } f) \; (\textit{a \# xs})) \; \land \; \textit{j} < \textit{length } (\textit{map } (\textit{maps-of } f) \; (\textit{a \# xs})) \; \land \; \textit{j} < \textit{length } (\textit{map } (\textit{maps-of } f) \; (\textit{a \# xs})) \; \land \; \textit{j} < \textit{length } (\textit{map } (\textit{map } i) \; \textit{j} < \textit{length } (\textit{map } 
             Dom\ ((map\ (maps-of\ f)\ (a\ \#\ xs))!i)\cap Dom\ ((map\ (maps-of\ f)\ (a\ \#\ xs))!j)\neq \{\}\longrightarrow i=j
       using Dom-maps-of-diff by (metis Cons.prems(1) Cons.prems(2) length-map)
   have h3: \forall M \in set \ (map \ (maps-of \ f) \ (a \# xs)). \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 = dom \ m_2
        using h1 unfolding maps-of-def seq-of-maps-def apply clarify by fastforce
   then show ?case by (metis h2 seq-of-maps-def)
qed
lemma map-Upd-Merge:
   assumes c: card (set xs) = length xs
   assumes f: \forall x \in set xs. f x \neq \{\}
   shows map-Upd-seq f S xs = S ** \{ \{ + \}_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs \} \}
   show map-Upd-seq f S xs \subseteq S ** \{ \downarrow \}_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs ) \}
   proof
       \mathbf{fix} \ x
       assume a1: x \in map\text{-}Upd\text{-}seq f S xs
       hence h1: x \in map\text{-}Add\text{-}seq\ S\ (map\ (maps\text{-}of\ f)\ xs) using c\ map\text{-}Upd\text{-}Add by blast
       have h2: seq-of-maps (map (maps-of f) xs) using c f seq-of-map-maps by blast
       hence h2: x \in S ** \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-of } ms \text{ (map (maps-of f) } xs) \}
            using h1 map-Add-seq-Merge by blast
       show x \in S ** \{\biguplus_{m} \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs)\}
            using c f h2 map-seq-of-wk[of - map (maps-of f) xs]
                maps-seq-of[of\ map\ (maps-of\ f)\ xs]\ seq-of-map-maps[of\ xs\ f]
            by (smt (verit, best) Collect-cong)
   qed
next
```

```
show S ** \{[+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs)\} \subseteq map-Upd-seq f S xs
   using c f map-Upd-Add[of xs f S] map-seq-of-wk[of - map (maps-of f) xs]
     maps-seq-of[of\ map\ (maps-of\ f)\ xs]\ seq-of-map-maps[of\ xs\ f]
   map-Add-seq-Merge[of map (maps-of f) xs S] apply clarify
   by (smt (z3) CollectD CollectI map-Add-def)
qed
lemma map-seq-in-dom: \llbracket map\text{-seq-in } ms \pmod{map\text{-sof } f} xs \rangle; m \in set \ ms \rrbracket \implies dom \ m \subseteq set \ xs
proof (induction xs arbitrary: ms)
 then show ?case using map-seq-in-length by fastforce
next
 case (Cons a xs)
 obtain z zs where z1: ms = z\#zs by (meson\ Cons.prems(2)\ list.set-cases)
 hence h1: m \in set zs \Longrightarrow dom \ m \subseteq set xs using Cons.prems Cons.IH apply simp by blast
 have h2: map\ (maps-of\ f)\ (a\ \#\ xs) = \{[a\mapsto y]\ | y.\ y\in f\ a\}\#map\ (maps-of\ f)\ xs
   by (metis map-maps-hd)
 have dom \ z \subseteq \{a\} using Cons.prems(1) apply (simp \ add: \ h2 \ z1 \ maps-of-def)
   using dom-eq-singleton-conv by force
 then show ?case using Cons.prems(2) h1 z1 by auto
qed
lemma map-seq-merge-el: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs); \ c \in set \ xs; \ card \ (set \ xs) = length \ xs] \Longrightarrow ([+]_m
set ms) \$ c \in f c
proof (induction xs arbitrary: ms)
 case Nil
 then show ?case using map-seq-in-length by fastforce
next
 case (Cons a as)
 obtain z zs where z1: ms = z\#zs
   by (metis\ list.discI\ list.simps(9)\ local.Cons(2)\ map-seq-in.elims(2))
 hence z2: map-seq-in zs (map (maps-of f) as) using Cons.prems(1) by fastforce
 have h2: map\ (maps-of\ f)\ (a\ \#\ xs) = \{[a\mapsto y]\ | y.\ y\in f\ a\}\#map\ (maps-of\ f)\ xs
   by (metis map-maps-hd)
 have z3: z \  a \in f a
   using Cons. prems apply (simp add: z1)
   unfolding maps-of-def apply clarify
   by simp
 have h3: z \in \{[a \mapsto y] \mid y. y \in f \ a\} using Cons.prems(1) \ h2 \ z1 by force
 have z4: card (set as) = length as
   by (meson\ Cons.prems(3)\ card-distinct\ distinct.simps(2)\ distinct-card)
 have z5: c \in set \ as \implies [+]_m \ set \ zs \ \ \ c \in f \ c \ using \ Cons.IH \ z2 \ z4 \ by \ blast
 have z6: \forall x \in set \ zs. \ dom \ z \cap dom \ x = \{\}
   using h3 z2 apply simp
   by (metis Cons.prems(3) Int-emptyI card-distinct distinct.simps(2) dom-empty dom-fun-upd
       map-seq-in-dom option.distinct(1) singletonD subsetD)
 have z7: dom([+]_m set zs) \cap dom z = \{\}
   by (metis inf.idem inf-bot-right inf-commute not-dom-Merge z6)
 hence z8: (\biguplus_m set zs \uplus_m z) \$ c \in f c
 proof (cases c \in set \ as)
```

```
{f case} True
   then show ?thesis using h3 z5 z6 z7
     by (smt (verit) CollectD Cons.prems(3) card-distinct distinct.simps(2) domIff
         map-add-dom-app-simps(3) map-add-merge map-get-def singleton-unfold)
 next
   {f case} False
   then show ?thesis using h3 z3 z6 z7
     by (smt (verit, best) Cons.prems(2) domI fun-upd-same inf.commute map-add-comm map-add-merge
         map-some-val mem-Collect-eq set-ConsD map-le-def map-merge-left-sub)
 qed
 then show ?case
   by (smt (verit, best) Diff-insert-absorb dom-eq-empty-conv inf.idem list.set-intros(1)
       list.simps(15) merge-Merge-diff merge-unit remdups.simps(2) set-remdups z1 z6)
qed
lemma map-seq-fun-dep:
 assumes card (set xs) = length xs
     and c \in set xs
     and m \in \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ } (map \text{ } (maps-of f) \text{ } xs) \}
   shows m \ \$ \ c \in f \ c
 using assms map-seq-merge-el by fastforce
lemma map-seq-merge-subset: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs)] \implies dom \ (|+|_m \ set \ ms) \subseteq set \ xs
proof (induction xs arbitrary: ms)
 case Nil
 then show ?case using map-seq-in-length by fastforce
next
 case (Cons a xs)
 then show ?case by (smt (verit) UN-least dual-order.trans map-Merge-dom-sub map-seq-in-dom)
qed
lemma map-seq-dom-sub:
 assumes m \in \{ \mid + \mid_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs) \}
   shows dom \ m \subseteq set \ xs
 using assms map-seq-merge-subset by blast
lemma map-seq-merge-eq: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs); \ card \ (set \ xs) = length \ xs] \implies dom \ (\vdash)_m \ set
ms) = set xs
proof
 show [map-seq-in\ ms\ (map\ (maps-of\ f)\ xs);\ card\ (set\ xs) = length\ xs\ ] \implies dom\ (\biguplus_m\ set\ ms) \subseteq set\ xs
   by (simp add: map-seq-merge-subset)
 show [map-seq-in\ ms\ (map\ (maps-of\ f)\ xs);\ card\ (set\ xs) = length\ xs] \implies set\ xs \subseteq dom\ ([+]_m\ set\ ms)
 proof (induction xs arbitrary: ms)
   case Nil
   then show ?case by simp
 next
   case (Cons a as)
   obtain z zs where z1: ms = z \# zs
     by (meson Cons.prems list.discI list.map-disc-iff map-seq-in.elims(2))
```

end

```
\mathbf{have}\ \mathit{z2}\colon \mathit{map}\ (\mathit{maps-of}\ f)\ (\mathit{a}\ \#\ \mathit{as}) = \{[\mathit{a}\mapsto \mathit{y}]\ | \mathit{y}.\ \mathit{y}\in \mathit{f}\ \mathit{a}\}\#\mathit{map}\ (\mathit{maps-of}\ \mathit{f})\ \mathit{as}
     by (metis map-maps-hd)
   have z3: map-seq-in zs (map (maps-of f) as) using Cons.prems z1 by auto
   then have z_4: set as \subseteq dom (\biguplus_m \text{ set } zs) using Cons.IH
      by (meson Cons.prems(2) card-distinct distinct.simps(2) distinct-card)
   have z5: z \in \{[a \mapsto y] \mid y. y \in f \ a\} using Cons.prems z1 \ z2 by force
   then have z\theta: a \in dom \ z by fastforce
   have z7: \forall x \in set \ zs. \ dom \ z \cap dom \ x = \{\} \ using \ Cons.prems(2) \ z3 \ z5 \ apply \ simp
     by (metis Cons.prems(2) IntD2 card-distinct distinct.simps(2) dom-eq-singleton-conv
          empty-subset I insert-disjoint(2) le-iff-inf map-seq-in-dom)
   have a1: a \notin set as by (meson\ Cons.prems(2)\ card-distinct\ distinct.simps(2))
   have a2: a \notin dom \ (\biguplus_m \ set \ zs) using a1 map-seq-merge-subset z3 by blast
   have a3: \biguplus_m set ms = \biguplus_m (set zs \cup \{z\}) by (simp add: z1)
   have a4: ... = [+]_m set zs \uplus_m z using merge-Merge-union z7 by blast
   show ?case using a3 a4 z3 z4 z6 z7
     by (smt (verit, ccfv-threshold) inf-commute insert-Diff insert-disjoint(2) insert-subset
          list.simps(15) map-le-implies-dom-le map-merge-left-sub map-merge-right-sub
          map-seq-merge-subset not-dom-Merge subset-antisym)
 qed
qed
lemma map-seq-dom-dep:
 assumes card (set xs) = length xs
     and m \in \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ } (map \text{ } (maps-of f) \text{ } xs)\}
   shows dom m = set xs
 \mathbf{using}\ \mathit{assms}\ \mathit{map\text{-}seq\text{-}merge\text{-}eq}\ \mathbf{by}\ \mathit{fastforce}
```

Part IV Examples

Chapter 8

Model Examples

This chapter includes examples of how the HAMR model-driven development tool chain translates AADL instance model information into the types defined in Model.thy. Along with the model information, lemmas for model well-formedness are generated, and these are automatically proved by Isabelle. This information is derived directly from and is traceable to the representation of AADL model information in HAMR-generated code.

8.1 Temperature Control Example

8.1.1 AADL Model Overview




Figure 8.1: Temperature Control Example – AADL Graphical View

Figure 8.1 presents the AADL graphical view for a simple temperature control system that maintains a temperature according to a set point containing high and low bounds for the target temperature. The periodic tempSensor thread measures the temperature and transmits the reading on its currentTemp data port. It sends a notification on its tempChanged event port if it detects that the temperature has changed since the last reading. When the sporadic (event-driven) tempControl thread receives a tempChanged event, it reads the value on its currentTemp data port and compares it with the most recent set point. If the current temperature exceeds the high set point or drops below the low set point, the fan is turned on or off respectively. In turn, the fan acknowledges these commands.

```
thread TempControl
  features
-- ==== INPUTS ====
    currentTemp: in data port TempSensor::Temperature.i;
  tempChanged: in event port;
  fanAck: in event data port CoolingFan::FanAck;
  setPoint: in event data port SetPoint.i;
  -- ==== OUTPUTS ====
  fanCmd: out event data port CoolingFan::FanCmd;
properties
  Dispatch_Protocol => Sporadic;
  Period => 1 sec;
end TempControl
```

Figure 8.2: Temperature Control Thread – AADL Textual View

AADL's textual view for the component type definition of the TempControl thread is shown in Figure 8.2. Because TempControl is event-triggered, it will be dispatched by arrival of events on any of the tempChanged, fanAck, setPoint ports. Most interesting for us is the dispatching on the arrival of the tempChanged event. In this case, the thread application logic will read the currentTemp data port, compare the value to the most recent setPoint values, and compute an appropriate state for the fan, sending an on/off command over the fanCmd port if necessary.

Isabelle Model Representation

```
theory TempControlModel imports Model begin
```

The following are *PortDescr* definitions for the ports of the TempSensor component.

PortDescr for the currentTemp port. The names and ids for ports and components are generated from what HAMR uses for code generation.

```
 \begin{array}{l} \textbf{definition} \ \ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp \ \ \textbf{where} \\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp = \\ mkPortDescr \\ "TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp" — Fully-qualified port name. \\ (PortId 0) — Port identifier for this port. \\ (CompId 0) — Component identifier for the parent component for this port. \\ Out — Port direction. \\ Out — Port direction. \\ Data — Port kind. \\ 1 — Maximum number of values in port buffer. \\ 0 — Urgency (priority). \\ \end{array}
```

Add this definition to the list of definitions that will be automatically unfolded by the Isabelle simplifier. This is primarily used to automatically prove model well-formedness using the "simp" tactic.

 $\mathbf{declare}\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp-def\ [simp\ add]$

PortDescr for the tempChanged port.

 ${\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Sensor-temp Changed\ \ {\bf where}$

```
TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempSensor\text{-}tempChanged =
   mkPortDescr
    "TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged"— Fully-qualified port name.
    (PortId 1) — Port identifier for this port.
    (CompId 0) — Component identifier for the parent component for this port.
    Out — Port direction.
    Event — Port kind.
    1 — Maximum number of values in port buffer.
    \theta — Urgency (priority).
declare TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged-def [simp add]
Now, we have the CompDescr definition for the TempSensor component.
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Sensor\ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempSensor =
    mkCompDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Sensor''} - \text{Fully-qualified component name}.
    (CompId \ \theta) — Component identifier for this component.
    \{(PortId\ 0), (PortId\ 1)\} — Set of identifiers of ports that belong to this component.
    DispatchProtocol.Periodic — Dispatch protocol.
    {} — Identifiers of ports that are dispatch triggers.
    {} — Identifiers of component local variables.
declare TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-def [simp add]
Explanations for other ports and components are similar.
{\bf definition}\ \ \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-fanCmd}\ \ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanCmd =
   mkPortDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-fan-fan Cmd} {\it ''}
    (PortId 2)
    (CompId 1)
    In
    Event
    1
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd-def [simp add]
{\bf definition}\ \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-fanAck}\ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanAck =
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanAck^{\prime\prime}
    (PortId 3)
    (CompId 1)
    Out
    Event
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck-def [simp add]
```

```
{\bf definition}\  \, \textit{Temp ControlSoftware System-s-Instance-tcproc-fan}\  \, {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan =
    mkCompDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan^{\prime\prime}
    (CompId 1)
    \{(PortId\ 2), (PortId\ 3)\}
    Dispatch Protocol. Sporadic\\
    \{(PortId\ 2)\}
    {}
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-current Temp\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp Control\text{-}current Temp = 0
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp^{\prime\prime}
    (PortId 4)
    (CompId 2)
    In
    Data
    1
    0
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-fan Ack\ {\bf where}
  Temp Control Software System-s-Instance-tcproc-temp Control-fan Ack =
   mkPortDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control-fan Ack''}
    (PortId 5)
    (CompId 2)
    In
    Event
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-set Point\ {\bf where}
 TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint =
   mkPortDescr
```

```
^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempControl\text{-}setPoint}^{\prime\prime}
    (PortId 6)
    (CompId 2)
    In
    Event
    1
    0
\mathbf{declare}\ Temp Control Software System-s-Instance-tcproc-temp Control-set Point-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-temp Changed\ {\bf where}
  Temp Control Software System-s-Instance-tcproc-temp Control-temp Changed =
   mkPortDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control-temp Changed''}
    (PortId 8)
    (CompId 2)
    In
    Event
    1
    0
\mathbf{declare}\ Temp Control Software System-s-Instance-terp control-temp Changed-def\ [simp\ add]
{\bf definition}\ Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd\ {\bf where}
  Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd =
    mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempControl\text{-}fanCmd^{\prime\prime}
    (PortId 7)
    (CompId 2)
    Out
    Event
    1
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control\ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempControl = }
    mkCompDescr
    ^{\prime\prime}Temp\ ControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp\ Control"}
    (CompId 2)
    {(PortId 4),(PortId 5),(PortId 6),(PortId 8),(PortId 7)}
    Dispatch Protocol. Sporadic\\
    \{(PortId\ 5), (PortId\ 6), (PortId\ 8)\}
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-def [simp add]
```

```
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-current Temp\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}operator Interface\text{-}current Temp = 1
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}currentTemp}^{\prime\prime}
    (PortId 9)
    (CompId 3)
    In
    Data
    1
    0
\mathbf{declare}\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-temp Changed\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged =
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}tempChanged}^{\prime\prime}
    (PortId 11)
    (CompId 3)
    In
    Event
    1
declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-set Point\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}operator Interface\text{-}set Point =
    mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}setPoint}^{\prime\prime}
    (PortId 10)
    (CompId 3)
    Out
    Event
declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint-def [simp add]
{\bf definition}\ \textit{Temp ControlSoftware System-s-Instance-tcproc-operator Interface}\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface =
    mkCompDescr
```

```
^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface}^{\prime\prime}
   (CompId 3)
   \{(PortId\ 9), (PortId\ 11), (PortId\ 10)\}
   Dispatch Protocol. Periodic
   {}
declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-def [simp add]
The definition below specifies the connections of the system.
definition sysConns
 where sysConns = map-of
   ((PortId 0), {(PortId 4),(PortId 9)}), — TempSensor currentTemp is connected to currentTemp ports for
TempControl and OperatorInterface.
  ((PortId 1), {(PortId 8), (PortId 11)}), — TempSensor tempChanged is connected to tempChanged ports for
TempControl and OperatorInterface.
   ((PortId 3), {(PortId 5)}), — TempControl fanCmd is connected to fanCmd port of Fan component.
   ((PortId 7), {(PortId 2)}), — Fan ack is connected to ack port of TempControl component.
   ((PortId 10), {(PortId 6)}) — OperatorInterface setPoint is connected to setPoint port of TempControl
component.
declare sysConns-def [simp add]
The definition below maps each port identifier to a port descriptor.
definition sysPortDescrs
 where sysPortDescrs = map-of
   ((PortId\ 0),\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp),
   ((PortId\ 1),\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged),
   ((PortId\ 2),\ TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd),
   ((PortId 3), TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck),
   ((PortId 4), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp),
   ((PortId\ 5),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck),
   ((PortId 6), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint),
   ((PortId\ 8),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged),
   ((PortId 7), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd),
   ((PortId\ 9),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp),
   ((PortId\ 11),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged),
   ((PortId 10), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint)
declare sysPortDescrs-def [simp add]
The definition below maps each component identifier to a component descriptor.
definition \ sysCompDescrs
 where sysCompDescrs = map-of
   ((CompId\ 0),\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor),
   ((CompId 1), TempControlSoftwareSystem-s-Instance-tcproc-fan),
   ((CompId\ 2),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl),
   ((CompId\ 3),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface)
declare sysCompDescrs-def [simp add]
```

The definition below is the top-level model structure for the system.

 $definition \ sysModel$

 $\label{eq:where} \textbf{where} \ sysModel = mkModel \ sysCompDescrs \ sysPortDescrs \ sysConns \\ \textbf{declare} \ sysModel-def \ [simp \ add]$

The following definitions establish various model well-formedness properties.

lemma sysModel-wf-Model-PortDescr: wf-Model-PortDescr sysModel **by** (simp add: wf-Model-PortDescr-def wf-PortDescr-def)

lemma sysModel-wf-Model-PortDescrsIds: wf-Model-PortDescrsIds sysModel **by** (simp add: wf-Model-PortDescrsIds-def)

lemma sysModel-wf-Model-CompDescrsIds: wf-Model-CompDescrsIds sysModel **by** (simp add: wf-Model-CompDescrsIds-def)

lemma sysModel-wf-Model-PortDescrsCompId: wf-Model-PortDescrsCompId sysModel **by** (simp add: wf-Model-PortDescrsCompId-def)

lemma sysModel-wf-Model-CompDescrsContainedPortIds: wf-Model-CompDescrsContainedPortIds sysModel **by** (simp add: wf-Model-CompDescrsContainedPortIds-def)

lemma sysModel-wf-Model-ConnsPortIds: wf-Model-ConnsPortIds sysModel **by** (simp add: wf-Model-ConnsPortIds-def)

lemma sysModel-wf-Model-DisjointPortIds: wf-Model-DisjointPortIds sysModel **by** (simp add: wf-Model-DisjointPortIds-def)

lemma sysModel-wf-Model-ConnsPortCategories: wf-Model-ConnsPortCategories sysModel **by** (simp add: wf-Model-ConnsPortCategories-def)

lemma sysModel-wf-Model-InDataPorts: wf-Model-InDataPorts sysModel **by** (simp add: wf-Model-InDataPorts-def)

lemma sysModel-wf-Model-SporadicComp: wf-Model-SporadicComp sysModel **by** (simp add: wf-Model-SporadicComp-def)

end

Chapter 9

Initial State Examples

This chapter includes examples of how the HAMR model-driven development tool chain generates runtime state information into the Isabelle AADL-HSM state representation. This information is derived directly from and is traceable to the representation of AADL model information and state information in HAMR-generated code.

9.1 Temperature Control Example

TempControl Initial Thread States

 ${\bf theory} \ Temp Control Initial Thread States \\ {\bf imports} \ Model \ Var State \ Port State \ Thread State \\ {\bf begin}$

In the current HAMR implementation, all ports have queues of size 1, and the overflow policy of all port queues is DropEarliest. Therefore, HAMR AADL-HSM generation defines a empty queue with these attributes. The initial state of each thread has port states set to this empty queue.

```
definition empty-queue:: int Queue where [simp add]: empty-queue = mk-empty-queue 1 DropEarliest
```

The following definitions are generated by HAMR to represent the initial state of the TempSensor thread.

Local thread variable state: The TempSensor thread has no variables, so the VarState is an empty map.

Temp Control Software System-s-Instance-teproc-temp Sensor-tvar-initial = Map.empty

Infrastructure Input Port State: The TempSensor thread has no input ports, the infrastructure input port state *infi* is an empty map.

 $\begin{tabular}{ll} \bf definition & Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial :: int PortState & \bf where & [simp add]: \\ \end{tabular}$

Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial = Map.empty

Application Input Port State: The TempSensor thread has no input ports, the application input port state appi is an empty map.

 $\textbf{definition} \ \ Temp Control Software System-s-Instance-tcproc-temp Sensor-appi-initial :: int \ Port State \ \textbf{where} \ [simp \ add]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appi-initial = Map.empty

Application Output Port State: The TempSensor thread has two output ports currentTemp and tempChanged, so the *PortIds* for those ports are mapped to empty queues.

 $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial} :: int \ \textit{PortState} \ \textbf{where} \ [simp \ add]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial = map-of [((PortId 0), empty-queue),((PortId 1), empty-queue)]

Infrastructure Output Port State: The TempSensor thread has two output ports currentTemp and tempChanged, so the *PortIds* for those ports are mapped to empty queues.

 $\textbf{definition} \ \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial} \ :: \ int \ \ \textit{PortState} \ \ \textbf{where} \ \ [\textit{simpadd}]:$

 $Temp Control Software System-s-Instance-tcproc-temp Sensor-info-initial = map-of \ [((PortId\ 0),\ empty-queue), ((PortId\ 1),\ empty-queue)]$

The DispatchStatus for the thread is set to NotEnabled.

 $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-disp-initial} :: \textit{DispatchStatus} \ \textbf{where} \ [\textit{simp add}] :$

Temp Control Software System-s-Instance-tcproc-temp Sensor-disp-initial = NotEnabled

The values above are combined into a record to form the initial thread state for TempSensor thread.

```
 \begin{array}{l} \textbf{definition} \  \, Temp Control Software System-s-Instance-tcproc-temp Sensor-initial :: int\ Thread State\ \textbf{where}\ [simp\ add]: \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-initial = \\ (tstate \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-appi-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-info-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-info-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-tvar-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-disp-initial \\ \end{array}
```

State definitions for the remaining components are similar.

 $\begin{array}{ll} \textbf{definition} \ \ Temp Control Software System-s-Instance-tcproc-fan-tvar-initial :: int \ \ VarState \ \ \textbf{where} \ [simp \ add]: \\ Temp Control Software System-s-Instance-tcproc-fan-tvar-initial = Map.empty \end{array}$

 $\begin{array}{lll} \textbf{definition} & \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-infi-initial} :: int\ PortState\ \textbf{where}\ [simp\ add] : \\ & \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-infi-initial} = map-of\ [((PortId\ 2),\ empty-queue)] \end{array}$

 $\begin{array}{l} \textbf{definition} \ \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial} :: int \ \textit{PortState} \ \textbf{where} \ [\textit{simp} \ \textit{add}] : \\ \textit{TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial} = \textit{map-of} \ [((\textit{PortId} \ \textit{2}), \ \textit{empty-queue})] \end{array}$

definition TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial :: int PortState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial = map-of [((PortId 3), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial :: int PortState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial = map-of [((PortId 3), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-teproc-fan-disp-initial :: DispatchStatus **where** [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initial = NotEnabled **definition** TempControlSoftwareSystem-s-Instance-tcproc-fan-initial :: int ThreadState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-initial = (tstate Temp Control Software System-s-Instance-tcproc-fan-infi-initialTemp Control Software System-s-Instance-tcproc-fan-appi-initialTemp Control Software System-s-Instance-tcproc-fan-appo-initialTemp Control Software System-s-Instance-tcproc-fan-info-initialTempControlSoftwareSystem-s-Instance-tcproc-fan-tvar-initialTempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initialTempControlSoftwareSystem-s-Instance-tcproc-tempControl-tvar-initial = Map.empty $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial} :: int \ \textit{PortState} \ \textbf{where} \ [\textit{simp}]$ add: Temp Control Software System-s-Instance-terp control-infi-initial = map-of [((PortId 4), empty-queue), ((PortId 5), empty-queue5), empty-queue),((PortId 6), empty-queue),((PortId 8), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial :: int PortState where [simp add: TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial = map-of[((PortId 4), empty-queue),((PortId 4), emp5), empty-queue),((PortId 6), empty-queue),((PortId 8), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial :: int PortState where [simp TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial = map-of [((PortId 7), empty-queue)]**definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial :: int PortState where [simp add:

 $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempControl-disp-initial} :: \textit{DispatchStatus} \ \textbf{where} \ [\textit{simp add}]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial = map-of [((PortId 7), empty-queue)]

Temp Control Software System-s-Instance-tcproc-temp Control-disp-initial = Not Enabled

Temp Control Software System-s-Instance-tcproc-temp Control-initial =

```
( tstate
                  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-appi-initial
                  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-info-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-tvar-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-disp-initial
definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tvar-initial :: int VarState where
[simp \ add]:
    Temp Control Software System-s-Instance-tcproc-operator Interface-tvar-initial = Map. empty
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-infi-initial :: int \ Port State \ {\bf where}
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial = map-of [((PortId 9), empty-queue), ((PortId 9), em
11), empty-queue)]
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-appi-initial :: int \ Port State \ {\bf where}
[simp \ add]:
   Temp Control Software System-s-Instance-tcproc-operator Interface-appi-initial = map-of [((PortId 9), empty-queue), ((PortId 9)
11), empty-queue)]
definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial :: int PortState where
[simp \ add]:
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial = map-of [((PortId 10), empty-queue)]
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-info-initial :: int \ Port State \ {\bf where}
[simp \ add]:
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-info-initial = map-of [((PortId\ 10),\ empty-queue)]
{\bf definition}\ Temp Control Software System-s-Instance-tcproc-operator Interface-disp-initial:: Dispatch Status\ {\bf where}
[simp \ add]:
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-disp-initial = NotEnabled
\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-initial} :: int\ \textit{ThreadState} \ \textbf{where} \ [\textit{simp}]
add:
     Temp Control Software System-s-Instance-tcproc-operator Interface-initial =
          (tstate
                  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial
                  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appi-initial
```

 $Temp Control Software System-s-Instance-tcproc-operator Interface-appo-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-info-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-tvar-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-disp-initial \\ Temp Control System$

end