

# Mechanized Abstract Semantics of AADL as implemented by HAMR

Stefan Hallerstede and John Hatcliff

January 14, 2025

# Contents

<b>I</b>	<b>Static Model Structure</b>	<b>4</b>
<b>1</b>	<b>Representing AADL Model Information</b>	<b>5</b>
1.1	Identifiers . . . . .	5
1.1.1	Port Identifiers <i>PortId</i> . . . . .	6
1.1.2	Component Identifiers <i>CompId</i> . . . . .	6
1.1.3	Variable Identifiers <i>VarId</i> . . . . .	6
1.2	Ports Descriptors . . . . .	6
1.2.1	Port Descriptor Well-formedness . . . . .	8
1.2.2	Helper Functions for Working with Ports and Port Descriptors . . . . .	8
1.3	Component Descriptors . . . . .	9
1.3.1	Helper Functions for Working with Components and Component Descriptors . . . . .	10
1.4	Connections . . . . .	10
1.5	Models . . . . .	10
1.6	Model Helper Functions . . . . .	11
1.6.1	Model-wide Queries About Components and Ports . . . . .	11
1.6.2	Queries About Ports Associated With a Specific Component . . . . .	12
1.7	Model Well-formedness Properties . . . . .	14
1.8	Properties Derived from Well-formedness . . . . .	17
<b>II</b>	<b>Runtime State and Behavior</b>	<b>19</b>
<b>2</b>	<b>Representing AADL Runtime State Information</b>	<b>20</b>
2.1	Variable States . . . . .	20
2.2	Queues . . . . .	21
2.2.1	Structures . . . . .	21
2.2.2	Well-formedness Definitions . . . . .	22
2.2.3	Operations . . . . .	23
2.2.4	Operation Properties . . . . .	24
2.3	Port States . . . . .	26
2.3.1	Structures . . . . .	27
2.3.2	Well-formedness Definitions . . . . .	27
2.3.3	Operations . . . . .	28
2.3.4	Operation Properties . . . . .	31

2.4	Thread States . . . . .	36
2.4.1	Structures . . . . .	36
2.4.2	Well-formedness Definitions . . . . .	38
2.4.3	Initial Thread States . . . . .	40
2.5	System States . . . . .	41
2.5.1	System Phase Structures . . . . .	42
2.5.2	Scheduling State Structures . . . . .	42
2.5.3	System State Structures . . . . .	43
2.5.4	Well-formedness Definitions . . . . .	44
2.5.5	Communication . . . . .	46
<b>3</b>	<b>AADL Runtime Thread Dispatching Behavior</b>	<b>48</b>
3.1	Thread Dispatch Logic . . . . .	48
3.1.1	Determining Ports to Freeze . . . . .	50
3.1.2	Computing Dispatch Status . . . . .	52
3.1.3	Well-formedness Properties . . . . .	52
<b>4</b>	<b>Thread Application Behavior</b>	<b>55</b>
4.1	Relational Behavior of Thread Application Logic . . . . .	55
4.1.1	Application Logic Relations . . . . .	55
<b>5</b>	<b>System Behavior</b>	<b>59</b>
5.1	Thread Execution . . . . .	59
5.1.1	Initialize Entry Point . . . . .	59
5.2	System Execution . . . . .	60
<b>6</b>	<b>Verification Framework</b>	<b>65</b>
6.1	Deductive Schemas . . . . .	65
6.1.1	Initialization Phase . . . . .	65
<b>III</b>	<b>Libraries</b>	<b>81</b>
<b>7</b>	<b>State Reordering</b>	<b>82</b>
7.1	States as Partial Functions . . . . .	82
7.2	Sets of States and State Updates . . . . .	83
7.3	Merging States . . . . .	84
7.4	State and State Update Reordering by Way of Merging . . . . .	91
7.4.1	State and State Sequences . . . . .	91
7.4.2	State Pair Sequences . . . . .	100
7.4.3	Indexed State and State Update Sequences . . . . .	101
7.4.4	Indexed Sequences of State Sets . . . . .	102
7.4.5	Merging of Indexed Sequences of State Sets . . . . .	107

<i>CONTENTS</i>	3
<b>IV Examples</b>	<b>111</b>
<b>8 Model Examples</b>	<b>112</b>
8.1 Temperature Control Example . . . . .	112
8.1.1 AADL Model Overview . . . . .	112
<b>9 Initial State Examples</b>	<b>121</b>
9.1 Temperature Control Example . . . . .	121

**Part I**

**Static Model Structure**

# Chapter 1

## Representing AADL Model Information

This chapter provides definitions for representing AADL static model information and associated model well-formedness specifications.

The static model structure is designed to represent HAMR-relevant content from a AADL system instance model [1, Section 2.2]. The system instance model is a rather complicated structure and an external representation for it has not yet been standardized. When HAMR code generation executes, it generates a JSON instance model representation that also includes model annex information, e.g., including GUMBO contract information.<sup>1</sup>

Subsequently in the HAMR code generation tool chain, the JSON instance model representation is converted into a simplified Slang data structure, which in the HAMR code base is held in the `ArchDescription.scala` file. It is this data structure that forms the basis of the HAMR Isabelle model representation in this theory file.

In summary, given a system model in the AADL sublanguage processed by HAMR, HAMR can generate instances of the types defined in this theory. This provides the basis for proving properties about system's structure and behavior.

The theory uses Isabelle's Set and Map theories to represent model structures, but includes some additional helper functions in the `SetsAndMaps` theory.

```
theory Model
  imports Main SetsAndMaps
begin
```

### 1.1 Identifiers

This section includes types for representing different types of identifiers.

---

<sup>1</sup>The HAMR instance model definition is an extension of the XML instance model representation in the Ocarina AADL code generation framework (whose development was led by Jerome Hugues).

### 1.1.1 Port Identifiers *PortId*

Port is the main category of feature appearing on the interface of AADL software components. AADL tools typically will need some concise way of uniquely referring to ports. When generating a model representation from AADL source, HAMR will generate a unique natural number identifier for each port, which is used throughout the HAMR run-time infrastructure.

(ToDo: add remark about new representation using Slang range types. That is, Slang range types are used to restrict the ranges of portIds and similar ranges. Should the translation generate a constraint corresponding to that range? )

**datatype** *PortId* = *PortId nat*

Sets of port identifiers are frequently used in the model representation, so we introduce an appropriate type synonym.

**type-synonym** *PortIds* = *PortId set*

### 1.1.2 Component Identifiers *CompId*

Component identifier definitions are similar to those for port identifiers. **Note:** In the current AADL formalization, threads are the only category of components represented.

**datatype** *CompId* = *CompId nat*

**type-synonym** *CompIds* = *CompId set*

### 1.1.3 Variable Identifiers *VarId*

Variable identifiers are also similar to port identifiers, except that strings are used for readability instead of numbers.

**datatype** *VarId* = *VarId string*

**type-synonym** *VarIds* = *VarId set*

## 1.2 Ports Descriptors

Port descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component port. The descriptor includes the port's direction (in or out), kind (Event, Data, or Event Data), size (i.e., the size of the buffer associated with the port) and other user-specified properties of the port that are recognized by HAMR.

*PortDirection* indicates the directionality of the port. Note that HAMR only accepts unidirectional ports. AADL's bi-directional **in out** ports are disallowed because they complicate analysis, semantics, and code generation.

**datatype** *PortDirection* =  
*In* | *Out*

*PortKind* indicates the possible AADL port category. *Event* ports model interrupt signals or other notification-oriented messages without payloads. *Data* ports model shared memory between components

or distributed memory services where an update to a distributed memory cell is automatically propagated to other components that declare access to the cell. *Event data* ports model asynchronous messages with payloads, such as in publish-subscribe frameworks). Definitions in Section 2.3 specify the state representation for storage associated with ports. Inputs to event and event data ports are buffered. The buffer sizes and overflow policies can be configured per port using standardized AADL properties. Inputs to data ports are not buffered; newly arriving data overwrites the previous value.

**datatype** *PortKind* =  
*Event* | *Data* | *EventData*

The *PortDescr* includes the following fields

- *name* - the printable name of the port for reporting and debugging purposes,
- *id* - the unique identifier for the port, as generated by the HAMR code generator,
- *compId* - the unique identifier for the component to which this port belongs,
- *direction* - the direction of the port (in or out)
- *kind* - the AADL port category for the port (event, data, or eventdata),
- *queueSize* - the capacity (maximum number of items) of the buffer associated with the port, as declared by the *Queue\_Size* port property in the AADL model (see the AADL standard Section 8.3). When a size is not specified in the AADL model, the size value defaults to 1). Data ports always have a size of 1.
- *ohp* - corresponds to the AADL standard property *Overflow\_Handling\_Protocol* (see the AADL standard Section 8.3). This policy choice determines the behavior of an enqueue operation when the port queue is full.

Define an enumerated type to represent the possible values of the AADL *Overflow\_Handling\_Protocol* (see the AADL standard Section 8.3.3 (35)) indicating the behavior of an enqueue operation when the port queue is full.

**datatype** *OverflowHandlingProtocol* = *DropNewest* | *DropOldest* | *Error* | *Unbounded*

- *DropNewest* - the newly arriving item is dropped (not enqueued).
- *DropOldest* - the oldest item in the queue is dequeued and the newly arriving item is enqueued.
- *Error* - This option can be declared in the semantics currently, but it is not fully specified because the AADL standard underspecifies the intended semantics. The AADL standard states that a thread error state results and a thread may determine the port that caused the error by consulting the thread state *Dispatch Status* value (Section 8.3.3 (35)). Section A.4 also adds “the threads error recovery to be invoked”.
- *Unbounded* – not a valid AADL standard concept, but allowed to support prototyping in HAMR and this formalization.



The default setting (enforced by the HAMR translation into Isabelle) is **DropOldest**. This is relevant for data ports because it achieves the desired data port semantics of overwriting the currently held value.

```
record PortDescr =
  name :: string
  id :: PortId
  compId :: CompId
  direction :: PortDirection
  kind :: PortKind
  queueSize :: nat — Corresponds to standard AADL property Queue_Size.
  urgency :: nat — Corresponds to standard AADL property Urgency.
  ohp :: OverflowHandlingProtocol — Corresponds to standard AADL property Overflow_Handling_Protocol.
```

### 1.2.1 Port Descriptor Well-formedness

A port descriptor is well-formed iff

- the queue size specified in the port descriptor is greater than 0.
- if the port is a data port, then its queue size must be equal to 1 (as specified in the AADL standard Section 8.3 (3)).

(The AADL standard has a global properties **Max\_Queue\_Size** **Max\_Urgency** to bound all port-specific **Queue\_Size** and **Urgency** values. We do not need that in the semantics now, but it could be added and enforced in well-formedness checks.)

```
definition wf-PortDescr :: PortDescr  $\Rightarrow$  bool
where wf-PortDescr pd  $\equiv$  (PortDescr.queueSize pd > 0)
   $\wedge$  (PortDescr.kind pd = Data  $\longrightarrow$  PortDescr.queueSize pd = 1)
```

### 1.2.2 Helper Functions for Working with Ports and Port Descriptors

The following function can be used to abbreviate the declaration of port descriptors.

```
fun mkPortDescr where mkPortDescr n i ci d k s u op
  = ( $\langle$  name= n, id=i, compId= ci, direction=d, kind= k, queueSize= s, urgency= u, ohp= op $\rangle$ )
```

The following helper functions query properties of ports as captured in port descriptors.

Is the port an input port?

```
fun isInPD :: PortDescr  $\Rightarrow$  bool where
  isInPD pd = (direction pd = In)
```

Is the port an output port?

```
fun isOutPD :: PortDescr  $\Rightarrow$  bool where
  isOutPD pd = (direction pd = Out)
```

Is the port a data port?

```
fun isDataPD :: PortDescr  $\Rightarrow$  bool where
  isDataPD pd = (kind pd = Data)
```

Is the port an event port?

```
fun isEventPD :: PortDescr  $\Rightarrow$  bool where
  isEventPD pd = (kind pd = Event)
```

Is the port an event data port?

```
fun isEventDataPD :: PortDescr  $\Rightarrow$  bool where
  isEventDataPD pd = (kind pd = EventData)
```

Is the port an event-like port? Note: we use the term *event-like* to refer to ports that are either event ports or event data ports. This combined reference is useful because event-like ports are queued and have similar port update semantics, whereas data ports are not queued.

```
fun isEventLikePD :: PortDescr  $\Rightarrow$  bool where
  isEventLikePD pd = ((kind pd = Event)  $\vee$  (kind pd = EventData))
```

### 1.3 Component Descriptors

Similar to port descriptors, Component Descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component. In the current formalization, only Thread components are represented. Therefore, properties included in the component descriptor pertain to AADL Thread components.

The following data type represents possible values of the AADL Dispatch\_Protocol Thread property (See the AADL standard Section 5.4.2 (45)). Periodic threads are dispatched at regular intervals as defined by the AADL Period property (time and associated timing properties are not represented currently). Sporadic threads are dispatched up the arrival of messages on event-like ports. The specific conditions for thread dispatching are formalized in Chapter 3. HAMR currently does not support the remaining AADL dispatch protocols (Aperiodic, Timed, Hybrid).

```
datatype DispatchProtocol =
  Periodic | Sporadic
```

The *CompDescr* includes the following fields

- name - the printable name of the component for reporting and debugging purposes,
- id - the unique identifier for the component, as generated by the HAMR code generator,
- portIds - set of unique identifiers for the ports that are declared on the interface of the component, for the component to which this port belongs,
- dispatchProtocol - the value of the AADL property Dispatch\_Protocol for this (thread) component,
- dispatchTriggers - the set of identifiers for event-like input ports that can act as dispatch triggers for this thread (for a longer discussion, see Chapter 3),
- compVars - the set of identifiers for variables that contribute to the behavior of the component, as specified by GUMBO contract declarations.

```

record CompDescr =
  name :: string
  id :: CompId
  portIds :: PortIds
  dispatchProtocol :: DispatchProtocol
  dispatchTriggers :: PortIds
  varIds :: VarIds

```

### 1.3.1 Helper Functions for Working with Components and Component Descriptors

The following function can be used to abbreviate the declaration of component descriptors.

```

fun mkCompDescr where mkCompDescr n i pis dp dts v =
  (| name= n, id=i, portIds= pis, dispatchProtocol= dp, dispatchTriggers= dts, varIds= v |)

```

The following helper functions query properties of components as captured in component descriptors.

Is the component a periodic thread?

```

fun isPeriodicCD :: CompDescr ⇒ bool where
  isPeriodicCD cd = (dispatchProtocol cd = Periodic)

```

Is the component a sporadic thread?

```

fun isSporadicCD :: CompDescr ⇒ bool where
  isSporadicCD cd = (dispatchProtocol cd = Sporadic)

```

## 1.4 Connections

Connections are represented as a map from a connection source *PortId* to a set of one or more target *PortIds*.

```

type-synonym Conns = (PortId, PortIds) map

```

## 1.5 Models

The complete static model consists of three maps (lookup tables):

- *modelCompDescrs*: associates component ids to component descriptors,
- *modelPortDescrs*: associates port ids to port descriptors,
- *modelConns*: associates each source port id to a set of target port ids to which it is connected.

```

record Model =
  modelCompDescrs :: (CompId, CompDescr) map
  modelPortDescrs :: (PortId, PortDescr) map
  modelConns :: Conns

```

A helper function for abbreviating the construction of model structures.

```
fun mkModel where mkModel compdescrs portdescrs conns =
  (| modelCompDescrs= compdescrs, modelPortDescrs= portdescrs,
    modelConns= conns |)
```

## 1.6 Model Helper Functions

This section defines helper function for accessing model elements.

### 1.6.1 Model-wide Queries About Components and Ports

The first set of helper functions are queries across an entire model (not limited to a particular component).

Return the component identifiers in model *m*.

```
fun modelCIDs :: Model ⇒ CompId set
where modelCIDs m = dom (modelCompDescrs m)
```

Return the port identifiers in model *m*.

```
fun modelPIDs :: Model ⇒ PortId set
where modelPIDs m = dom (modelPortDescrs m)
```

Does model *m* include a component (id) *c*?

```
fun inModelCID :: Model ⇒ CompId ⇒ bool
where inModelCID m c = (c ∈ modelCIDs m)
```

Does model *m* include a port (id) *p*?

```
fun inModelPID :: Model ⇒ PortId ⇒ bool
where inModelPID m p = (p ∈ modelPIDs m)
```

Does model *m* include a input port (id) *p*?

```
fun isInPID :: Model ⇒ PortId ⇒ bool
where isInPID m p = (direction (modelPortDescrs m $ p) = In)
```

Does model *m* include an output port (id) *p*?

```
fun isOutPID :: Model ⇒ PortId ⇒ bool
where isOutPID m p = (direction (modelPortDescrs m $ p) = Out)
```

Does model *m* include a port (id) *p* with queue capacity *n*?

```
fun isQueueSizePID :: Model ⇒ PortId ⇒ nat ⇒ bool
where isQueueSizePID m p n = (queueSize (modelPortDescrs m $ p) = n)
```

Return the queue capacity of port (id) *p* in model *m*.

```
fun queueSizePID :: Model ⇒ PortId ⇒ nat
where queueSizePID m p = (queueSize (modelPortDescrs m $ p))
```

Return the kind (data, event, event data) of port (id) p in model m.

```
fun kindPID :: Model ⇒ PortId ⇒ PortKind
  where kindPID m p = (kind (modelPortDescrs m $ p))
```

Does model m include a data port (id) p?

```
fun isDataPID :: Model ⇒ PortId ⇒ bool
  where isDataPID m p = (kindPID m p = Data)
```

Does model m include an event port (id) p?

```
fun isEventPID :: Model ⇒ PortId ⇒ bool
  where isEventPID m p = (kindPID m p = Event)
```

Does model m include an event data port (id) p?

```
fun isEventDataPID :: Model ⇒ PortId ⇒ bool
  where isEventDataPID m p = (kindPID m p = EventData)
```

Does model m include an event-like port (id) p?

```
fun isEventLikePID :: Model ⇒ PortId ⇒ bool
  where isEventLikePID m p = ((kindPID m p = Event) ∨ (kindPID m p = EventData))
```

Return the urgency of port (id) p in model m.

```
fun urgencyPID :: Model ⇒ PortId ⇒ nat
  where urgencyPID m p = (urgency (modelPortDescrs m $ p))
```

Is source port (id) p1 connected to target port (id) p2?

```
fun connectedPIDs :: Model ⇒ PortId ⇒ PortId ⇒ bool
  where connectedPIDs m p1 p2 = (p2 ∈ ((modelConns m) $ p1))
```

### 1.6.2 Queries About Ports Associated With a Specific Component

The second set of helper functions support queries about properties of a particular component, which can be indicated by its id (i.e. *CompId*) or component descriptor (i.e. *CompDescr*)

In model m, does component (id) c have a data port (id) p?

```
fun isPortOfCIDPID :: Model ⇒ CompId ⇒ PortId ⇒ bool
  where isPortOfCIDPID m c p = (p ∈ (portIds ((modelCompDescrs m) $ c)))
```

In model m, does component (descriptor) cd have a var (id) v?

```
fun isVarOfCD :: Model ⇒ CompDescr ⇒ VarId ⇒ bool
  where isVarOfCD m cd v = (v ∈ (varIds cd))
```

In model m, does component (id) c have a var (id) v?

```
fun isVarOfCID :: Model ⇒ CompId ⇒ VarId ⇒ bool
  where isVarOfCID m c v = isVarOfCD m ((modelCompDescrs m) $ c) v
```

In model m, does component (descriptor) cd have an input port (id) p?

**fun** *isInCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isInCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  $\wedge$  *isInPD* ((*modelPortDescrs* *m*) \$ *p*))

In model *m*, does component (id) *c* have an input port (id) *p*?

**fun** *isInCIDPID* :: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isInCIDPID* *m* *c* = *isInCDPID* *m* ((*modelCompDescrs* *m*) \$ *c*)

In model *m*, does component (descriptor) *cd* have an output port (id) *p*?"

**fun** *isOutCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isOutCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  $\wedge$  *isOutPD* ((*modelPortDescrs* *m*) \$ *p*))

In model *m*, does component (id) *c* have an output port (id) *p*?"

**fun** *isOutCIDPID* :: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isOutCIDPID* *m* *c* = *isOutCDPID* *m* ((*modelCompDescrs* *m*) \$ *c*)

In model *m*, does component (descriptor) *cd* have a data port (id) *p*?"

**fun** *isDataCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isDataCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  $\wedge$  *isDataPD* ((*modelPortDescrs* *m*) \$ *p*))

In model *m*, does component (id) *c* have a data port (id) *p*?"

**fun** *isDataCIDPID* :: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isDataCIDPID* *m* *c* = *isDataCDPID* *m* ((*modelCompDescrs* *m*) \$ *c*)

In model *m*, does component (descriptor) *cd* have an event port (id) *p*?"

**fun** *isEventCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isEventCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  $\wedge$  *isEventPD* ((*modelPortDescrs* *m*) \$ *p*))

In model *m*, does component (id) *c* have an event port (id) *p*?"

**fun** *isEventCIDPID* :: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isEventCIDPID* *m* *c* = *isEventCDPID* *m* ((*modelCompDescrs* *m*) \$ *c*)

In model *m*, does component (descriptor) *cd* have an event-like port (id) *p*?"

**fun** *isEventLikeCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isEventLikeCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  $\wedge$  *isEventLikePD* ((*modelPortDescrs* *m*) \$ *p*))

In model *m*, does component (id) *c* have an event-like port (id) *p*?"

**fun** *isEventLikeCIDPID* :: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isEventLikeCIDPID* *m* *c* = *isEventLikeCDPID* *m* ((*modelCompDescrs* *m*) \$ *c*)

In model *m*, does component (descriptor) *cd* have a input data port (id) *p*?"

**fun** *isInDataCDPID* :: *Model*  $\Rightarrow$  *CompDescr*  $\Rightarrow$  *PortId*  $\Rightarrow$  *bool*  
**where** *isInDataCDPID* *m* *cd* *p* = (*p*  $\in$  (*portIds* *cd*)  
 $\wedge$  (let *pd* = ((*modelPortDescrs* *m*) \$ *p*)  
in (*isInPD* *pd*  $\wedge$  *isDataPD* *pd*)))

In model *m*, does component (id) *c* have an input data port (id) *p*?"

```
fun isInDataCIDPID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId  $\Rightarrow$  bool
  where isInDataCIDPID m c = isInDataCIDPID m ((modelCompDescrs m) $ c)
```

In model *m*, does component (descriptor) *cd* have an input event-like port (id) *p*?"

```
fun isInEventLikeCIDPID :: Model  $\Rightarrow$  CompDescr  $\Rightarrow$  PortId  $\Rightarrow$  bool
  where isInEventLikeCIDPID m cd p = (p  $\in$  (portIds cd)
     $\wedge$  (let pd = ((modelPortDescrs m) $ p)
      in (isInPD pd  $\wedge$  isEventLikePD pd)))
```

In model *m*, does component (id) *c* have an input event-like port (id) *p*?"

```
fun isInEventLikeCIDPID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId  $\Rightarrow$  bool
  where isInEventLikeCIDPID m c = isInEventLikeCIDPID m ((modelCompDescrs m) $ c)
```

Return the ports belonging to component (id) *c* in model *m*.

```
fun portsOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where portsOfCID m c = portIds ((modelCompDescrs m) $ c)
```

Return the input ports belonging to component (id) *c* in model *m*.

```
fun inPortsOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where inPortsOfCID m c = {p . isInCIDPID m c p}
```

Return the input data ports belonging to component (id) *c* in model *m*.

```
fun inDataPortsOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where inDataPortsOfCID m c = {p . isInDataCIDPID m c p}
```

Return the input event-like ports belonging to component (id) *c* in model *m*.

```
fun inEventLikePortsOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where inEventLikePortsOfCID m c = {p . isInEventLikeCIDPID m c p}
```

Return the output ports belonging to component (id) *c* in model *m*.

```
fun outPortsOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where outPortsOfCID m c = {p . isOutCIDPID m c p}
```

Return the dispatch triggers (port ids)belonging to component (id) *c* in model *m*.

```
fun dispatchTriggersOfCID :: Model  $\Rightarrow$  CompId  $\Rightarrow$  PortId set
  where dispatchTriggersOfCID m c = dispatchTriggers ((modelCompDescrs m) $ c)
```

## 1.7 Model Well-formedness Properties

We now define a collection of well-formedness properties for models. The notion of well-formed model (*wf-Model*) is defined as the conjunction of all of these properties.

When HAMR generates an Isabelle representation of an AADL, all of these properties are automatically proven.

The model is finite, i.e., the sets of descriptors are finite.

**definition** *wf-Model-Finite* :: *Model*  $\Rightarrow$  *bool*

**where**  $wf\text{-}Model\text{-}Finite\ m \equiv$   
 $finite\ (dom\ (modelCompDescrs\ m)) \wedge$   
 $finite\ (dom\ (modelPortDescrs\ m))$

Each port descriptor in the modelPortDescrs map is well-formed.

**definition**  $wf\text{-}Model\text{-}PortDescr :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}PortDescr\ m \equiv$   
 $(\forall p \in dom\ (modelPortDescrs\ m). wf\text{-}PortDescr\ ((modelPortDescrs\ m)\ \$\ p))$

For each entry  $(p:: PortId, pd:: PortDescr)$  in the port descriptors map, the port id in the descriptor pd matches p.

**definition**  $wf\text{-}Model\text{-}PortDescrsIds :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}PortDescrsIds\ m \equiv$   
 $(\forall p \in dom\ (modelPortDescrs\ m). p = PortDescr.id\ ((modelPortDescrs\ m)\ \$\ p))$

For each entry  $(c:: CompId, cd:: CompDescr)$  in the component descriptors map, the comp id in the descriptor cd matches c.

**definition**  $wf\text{-}Model\text{-}CompDescrsIds :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}CompDescrsIds\ m \equiv$   
 $(\forall c \in dom\ (modelCompDescrs\ m). c = CompDescr.id\ ((modelCompDescrs\ m)\ \$\ c))$

For each entry  $(p:: PortId, pd:: PortDescr)$  in the port descriptors map, the comp id indicating the enclosing component for the port is in the domain of the component descriptors map.

**definition**  $wf\text{-}Model\text{-}PortDescrsCompId :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}PortDescrsCompId\ m \equiv$   
 $(\forall p \in dom\ (modelPortDescrs\ m). PortDescr.compId\ ((modelPortDescrs\ m)\ \$\ p) \in dom\ (modelCompDescrs\ m))$

For each entry  $(c:: CompId, cd:: CompDescr)$  in the component descriptors map, the port ids of component's contained ports are contained in the domain of the port descriptor map.

**definition**  $wf\text{-}Model\text{-}CompDescrsContainedPortIds :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}CompDescrsContainedPortIds\ m \equiv$   
 $(\forall c \in dom\ (modelCompDescrs\ m). (CompDescr.portIds\ ((modelCompDescrs\ m)\ \$\ c)) \subseteq dom\ (modelPortDescrs\ m))$

For each pair of component ids c, d in the model, the sets of ids of ports belonging to those components are disjoint.

**definition**  $wf\text{-}Model\text{-}DisjointPortIds :: Model \Rightarrow bool$

**where**  $wf\text{-}Model\text{-}DisjointPortIds\ m \equiv$   
 $(\forall c \in dom\ (modelCompDescrs\ m).$   
 $\forall d \in dom\ (modelCompDescrs\ m).$   
 $(c \neq d \longrightarrow ((CompDescr.portIds\ ((modelCompDescrs\ m)\ \$\ c)) \cap CompDescr.portIds\ ((modelCompDescrs\ m)\ \$\ d)) = \{\}))$

For each entry  $(p:: PortId, s:: PortId\ set)$  in the connections map, the port id p and the port ids  $s = p_1, \dots, p_n$  are in the domain of the port descriptor map.

**definition**  $wf\text{-}Model\text{-}ConnsPortIds :: Model \Rightarrow bool$



**where** *wf-Model-ConnsPortIds* *m*  $\equiv$   
 $(\forall p \in \text{dom}(\text{modelConns } m). (p \in \text{dom}(\text{modelPortDescrs } m))$   
 $\wedge ((\text{modelConns } m) \$ p) \subseteq \text{dom}(\text{modelPortDescrs } m))$

For each entry (*p*:: PortId, *s*:: PortId set) in the connections map, *p* is an output port and the ports in *p*' in *s* are input ports and the port kinds of *p* and *p*' match.

**definition** *wf-Model-ConnsPortCategories* :: *Model*  $\Rightarrow$  *bool*

**where** *wf-Model-ConnsPortCategories* *m*  $\equiv$   
 $(\forall p \in \text{dom}(\text{modelConns } m). (\text{isOutPID } m \ p) \wedge$   
 $(\forall p' \in ((\text{modelConns } m) \$ p). (\text{isInPID } m \ p') \wedge (\text{kindPID } m \ p = \text{kindPID } m \ p'))))$

No “fan in” for data ports: for each *p1*, *p2* that are connection sources in the connections map, if *p1* and *p2* both connect to a target port *q* and *q* is a data port, then *p1* and *p2* must be identical (see AADL standard Section 9.1 (L11)), and also Section 9.2.2 (20) – “Data ports are restricted to 1-n connectivity, i.e., a data port can have multiple outgoing connections, but only one incoming connection per mode. Since data ports hold a single data state value, multiple incoming connections would result in multiple sources overwriting each others values in the destination port variable.”

**definition** *wf-Model-ConnsNoDataPortFanIn* :: *Model*  $\Rightarrow$  *bool*

**where** *wf-Model-ConnsNoDataPortFanIn* *m*  $\equiv$   
 $(\forall p1 \in \text{dom}(\text{modelConns } m). \forall p2 \in \text{dom}(\text{modelConns } m).$   
 $\forall q. \text{connectedPIDs } m \ p1 \ q \wedge \text{connectedPIDs } m \ p2 \ q \wedge \text{isDataPID } m \ q$   
 $\longrightarrow p1 = p2)$

For each entry (*c*:: CompId, *cd*:: CompDescr) in the component descriptors map, the port ids of the declared dispatch triggers must be input event-like ports belonging to the components.

**definition** *wf-Model-CompDescrsDispatchTriggers* :: *Model*  $\Rightarrow$  *bool*

**where** *wf-Model-CompDescrsDispatchTriggers* *m*  $\equiv$   
 $(\forall c \in \text{dom}(\text{modelCompDescrs } m).$   
 $(\text{dispatchTriggersOfCID } m \ c \subseteq \text{inEventLikePortsOfCID } m \ c))$

For each entry (*c*:: CompId, *cd*:: CompDescr) in the component descriptors map, if *c* is Sporadic, then *cd*'s dispatchTriggers is non-empty. HAMR currently ignores dispatch trigger declarations in periodic ports. NOTE: the AADL standard does not require that dispatch triggers are declared in Sporadic threads. The standard specifies that, in the absence of dispatch trigger declarations in Sporadic threads, ALL event-like ports are treated as dispatch triggers by default. We do not include the logic for “by default”. Instead, we assume that the HAMR Isabelle model generation strategy will look for any dispatch trigger declarations for the thread in the AADL model, and if no such declarations exist, the translation will explicitly insert in dispatchTriggers field in the CompDescr, a set containing the set of all event-like input ports for the thread. This simplifies the logic in the Isabelle model and HAMR code-base.

**definition** *wf-Model-SporadicComp* :: *Model*  $\Rightarrow$  *bool*

**where** *wf-Model-SporadicComp* *m*  $\equiv$   
 $(\forall c \in \text{dom}(\text{modelCompDescrs } m). (\text{isSporadicCD } (\text{modelCompDescrs } m \$ c))$   
 $\longrightarrow (\text{dispatchTriggers } (\text{modelCompDescrs } m \$ c)) \neq \text{empty})$

For each entry (*c*:: CompId, *cd*:: CompDescr) in the component descriptors map, if *c* is Periodic, then *cd*'s dispatchTriggers is empty.

**definition** *wf-Model-PeriodicComp* :: *Model*  $\Rightarrow$  *bool*

**where** *wf-Model-PeriodicComp* *m*  $\equiv$   
 $(\forall c \in \text{dom } (\text{modelCompDescrs } m)). (\text{isPeriodicCD } (\text{modelCompDescrs } m \$ c))$   
 $\longrightarrow (\text{dispatchTriggers } (\text{modelCompDescrs } m \$ c)) = \text{empty})$

The following top-level definition for well-formed models is the conjunction of the properties above.

**definition** *wf-Model* :: *Model*  $\Rightarrow$  *bool*  
**where** *wf-Model* *m*  $\equiv$   
 $\text{wf-Model-Finite } m$   
 $\wedge \text{wf-Model-PortDescr } m$   
 $\wedge \text{wf-Model-PortDescrsIds } m$   
 $\wedge \text{wf-Model-CompDescrsIds } m$   
 $\wedge \text{wf-Model-PortDescrsCompId } m$   
 $\wedge \text{wf-Model-CompDescrsContainedPortIds } m$   
 $\wedge \text{wf-Model-DisjointPortIds } m$   
 $\wedge \text{wf-Model-ConnsPortIds } m$   
 $\wedge \text{wf-Model-ConnsPortCategories } m$   
 $\wedge \text{wf-Model-ConnsNoDataPortFanIn } m$   
 $\wedge \text{wf-Model-CompDescrsDispatchTriggers } m$   
 $\wedge \text{wf-Model-SporadicComp } m$   
 $\wedge \text{wf-Model-PeriodicComp } m$

Finiteness of models is implied by other wf conditions, e.g. *wf-SystemSchedule*, but might occasionally needed to be assumed explicitly.

**definition** *finite-Model* :: *Model*  $\Rightarrow$  *bool*  
**where** *finite-Model* *m*  $\equiv \text{finite } (\text{dom } (\text{modelCompDescrs } m)) \wedge \text{finite } (\text{dom } (\text{modelPortDescrs } m))$

## 1.8 Properties Derived from Well-formedness

The following helper lemmas lift constraints on queue capacity specified in the lower-level port descriptors to the top-level model abstractions.

**lemma** *wf-model-implies-data-ports-capacity*:

**assumes** *wf-m*: *wf-Model* *m*  
**and** *p-in-m*:  $p \in \text{dom } (\text{modelPortDescrs } m)$   
**and** *p-is-dataport*: *isDataPID* *m* *p*  
**shows**  $(\text{queueSizePID } m \ p) = 1$

**proof** –

**from** *p-is-dataport* **have** *h1*:  $(\text{kind } (\text{modelPortDescrs } m \$ p)) = \text{Data}$  **by** *auto*  
**from** *wf-m* **have** *h2*: *wf-Model-PortDescr* *m* **unfolding** *wf-Model-def* **by** *auto*  
**from** *h2* **have** *h3*: *wf-PortDescr*  $((\text{modelPortDescrs } m) \$ p)$  **by**  $(\text{simp add: } p\text{-in-}m \text{ wf-Model-PortDescr-def})$   
**from** *h3* *h1* **show** *?thesis* **by**  $(\text{simp add: } wf\text{-PortDescr-def})$

**qed**

**lemma**

**assumes** *wf-m*: *wf-Model* *m*  
**and** *p-in-m*:  $p \in \text{dom } (\text{modelPortDescrs } m)$   
**and** *p-is-dataport*: *isDataPID* *m* *p*  
**shows**  $(\text{queueSizePID } m \ p) = 1$

**proof** –

```

from p-is-dataport have h1: (kind (modelPortDescrs m $ p)) = Data by auto
from wf-m have h3: wf-PortDescr ((modelPortDescrs m) $ p)
  by (auto simp add: p-in-m wf-Model-def wf-Model-PortDescr-def wf-PortDescr-def)
from h3 h1 show ?thesis by (simp add: wf-PortDescr-def)
qed

```

**lemma** *wf-model-implies-port-capacity-ge-one*:

```

assumes wf-m: wf-Model m
  and p-in-m: inModelPID m p
shows  $1 \leq (\text{queueSizePID } m \text{ } p)$ 

```

**proof** —

— Unfold well-formedness properties.

```

from wf-m have h1: wf-Model-PortDescr m unfolding wf-Model-def by auto

```

```

from h1 have h2: wf-PortDescr ((modelPortDescrs m) $ p) using wf-Model-PortDescr-def p-in-m by simp

```

— The definition of well-formedness for port descriptors includes the condition that the maximum queue capacity is greater than 0.

```

from h2 have h3:  $0 < \text{queueSize } ((\text{modelPortDescrs } m) \$ p)$  by (simp add: wf-PortDescr-def)

```

— ..and from this we can show that the capacity is greater than or equal to 1.

```

from h3 show ?thesis by auto

```

**qed**

**lemma** *isInCIDPID-implies-p-in-m*:

```

assumes wf-m: wf-Model m
  and p-assm: isInCIDPID m t p
  and t-in-m:  $t \in \text{modelCIDs } m$ 
shows inModelPID m p

```

**proof** —

```

from assms show ?thesis

```

```

  using wf-Model-def wf-Model-CompDescrsContainedPortIds-def

```

```

  by auto

```

**qed**

**end**

## **Part II**

# **Runtime State and Behavior**

## Chapter 2

# Representing AADL Runtime State Information

### 2.1 Variable States

Real-time tasks often have local state (e.g., variables declared within the source code of a thread) that are used to store values of input devices and intermediate results of task calculations. Because the AADL standard focus on architectural specifications it has no specification notation for thread-local variables. However, the BLESS AADL behavioral specification language has the ability to specify thread-local variables for threads, and the GUMBO contract language continues and extends the concept.

In GUMBO, thread entry point contracts specify real-time task behaviors in terms of pre/post-conditions that semantically are *relations* between input port values and values of thread-local variables at the time of thread dispatch to output port values and (possibly updated) values of thread-local variables at the time at which the thread completes its entry point computation.

In this Isabelle formalization, specifications of thread application logic are not “hard-wired” to GUMBO style contracts, but they are designed to be sufficient for representing GUMBO contracts. Accordingly, thread application logic behavior is defined in terms of relations as described above (see Section 4.1.1).

To support the above concepts, the representation of thread’s state includes values of thread-local variables, e.g., as declared in GUMBO state declarations. When HAMR generates the Isabelle representation of threads, it will automatically generate from GUMBO state declarations a listing of thread-local variables in each threads *CompDescr*. Intuitively, each thread state includes a *VarState* field representing a “store” that maps each *CompDescr* specified local variable to a value.

```
theory VarState
imports Main Model SetsAndMaps
begin
```

A *VarState* is used to represent the state of a thread’s local variables whose value persist between thread dispatches.

A *VarState* is a map, associating a var id with a value of type 'a, representing the value of the variable. The notion of application variable type and value is not fully developed at this point, so we parameterize

the *VarState* of a type *a* representing a universal value type.

**type-synonym** *'a VarState* = (*VarId*, *'a*) *map*

Currently, we do not have any conditions for well-formedness for a *VarState*. Later on, we will need to add conditions, e.g., to indicate stored values match a variable's type. So leave a placeholder for well-formedness.

**definition** *wf-VarState-dom* :: *'a VarState*  $\Rightarrow$  *VarIds*  $\Rightarrow$  *bool* **where**  
*wf-VarState-dom vs vars*  $\equiv$  (*dom vs*) = *vars*

**definition** *wf-VarState* :: *'a VarState*  $\Rightarrow$  *VarIds*  $\Rightarrow$  *bool* **where**  
*wf-VarState vs vars*  $\equiv$  *wf-VarState-dom vs vars*

**end**

## 2.2 Queues

In the AADL runtime, buffered storage for event and event data ports is represented using queues. To obtain a uniform storage representation for ports (which simplifies the semantics), our semantics also represents data port storage using queues, but well-formed properties will constrain data port queues to always have one element.

AADL port queues are of bounded size – the bound is specified using the *Queue\_Size* port property in the AADL model, and this value is stored in the port descriptor data structure (the field *size*) defined in *Model.thy*.

This theory defines a *Queue* data type representation for AADL queues using Isabelle lists. The data type implements AADL's different *overflow handling protocols* that indicate what the semantics should be when clients attempt to insert a value into a full queue.

**theory** *Queue*  
**imports** *Main Model*  
**begin**

### 2.2.1 Structures

Define a record type to represent queue values with the following fields:

- *error* – when the OHP is set to *Error*, this field is used to indicate that the queue is in an error state.
- *buffer* – the representation of queue storage
- *qsize* – [static] the maximum number of elements that the buffer (queue) can hold. The value for this field should be equal to the *Queue\_Size* port property in the AADL model (default is 1), which is held in the *PortDescr* from *Model.thy*. If the OHP is unbounded, this value is ignored.
- *qohp* – [static] the OHP for the queue. The value for this field should be equal to the OHP port property in the AADL model (default is *DropOldest*), which is held in the *PortDescr* from *Model.thy*

Fields marked *static* are set at the creation time for the record and do not “change” (are preserved as copies are made of the record) during system execution. An alternative design for the formalism would be to always have the Model/PortDescr available and reference the static fields directly from the model information.

```
record 'a Queue =
  error :: bool
  buffer :: 'a list
  qsize :: nat
  qohp :: OverflowHandlingProtocol
```

Create a queue initialised with given buffer, capacity and strategy

```
fun mk-queue :: 'a list  $\Rightarrow$  nat  $\Rightarrow$  OverflowHandlingProtocol  $\Rightarrow$  'a Queue
  where mk-queue b qs op = ( $\lfloor$  error= False, buffer= b, qsize= qs, qohp= op  $\rfloor$ )
```

Create a queue initialised with an empty buffer, capacity and strategy

```
fun mk-empty-queue :: nat  $\Rightarrow$  OverflowHandlingProtocol  $\Rightarrow$  'a Queue
  where mk-empty-queue qs op = ( $\lfloor$  error= False, buffer= [], qsize= qs, qohp= op  $\rfloor$ )
```

The following definitions define an order on list values.

```
instantiation list :: (equal) order
begin
```

```
fun less-eq-list where less-eq-list x y = ( $\exists z. x @ z = y$ )
fun less-list where less-list x y = ( $\exists z. x @ z = y \wedge z \neq []$ )
```

```
instance
proof
  fix x y z :: 'a list
  show ( $x < y$ ) = ( $x \leq y \wedge \neg y \leq x$ ) by force
  show  $x \leq x$  by simp
  show  $x \leq y \Rightarrow y \leq z \Rightarrow x \leq z$  by fastforce
  show  $x \leq y \Rightarrow y \leq x \Rightarrow x = y$  by fastforce
qed
```

```
end
```

(ToDo Stefan: indicate ordering on lists are used in theory/proofs. Also explain what the Isabelle constructs above are, e.g., is this an instantiation of a type class?)

### 2.2.2 Well-formedness Definitions

A queue is well-formed if the length of the buffer conforms to the capacity value.

```
definition wf-Queue
  where wf-Queue q  $\equiv$  ( $0 < \text{qsize } q$ )  $\wedge$ 
    ( $\text{qohp } q \neq \text{Unbounded} \longrightarrow \text{length } (\text{buffer } q) \leq \text{qsize } q$ )
```

### 2.2.3 Operations

This section defines operations on queues. Generally, the operations work on the buffer field of the record representing the queue.

Check if the queue is empty.

```
fun isEmpty :: 'a Queue ⇒ bool
where isEmpty q = (buffer q = [])
```

Check if the queue has exactly one element.

```
fun isOneElement :: 'a Queue ⇒ bool
where isOneElement q = (length (buffer q) = 1)
```

Return the head (first value) from the queue.

```
fun head :: 'a Queue ⇒ 'a
where head q = hd (buffer q)
```

Return the tail of a queue.

```
fun tail :: 'a Queue ⇒ 'a Queue
where tail q = q | buffer:= tl (buffer q) |
```

Enqueue a single value.

```
fun push :: 'a Queue ⇒ 'a ⇒ 'a Queue where
  push q a =
    (case qohp q of
      DropOldest ⇒
        (if length (buffer q) < qsize q
         then q | buffer:= buffer q @ [a] |
         else q | buffer:= tl (buffer q) @ [a] |)
    | DropNewest ⇒
        (if length (buffer q) < qsize q
         then q | buffer:= buffer q @ [a] |
         else q)
    | Error ⇒
        (if length (buffer q) < qsize q
         then q | buffer:= buffer q @ [a] |
         else q | error:= True, buffer:= [] |)
    | Unbounded ⇒ q | buffer:= buffer q @ [a] |)
```

Enqueue a list of values.

```
fun pushQueue :: 'a Queue ⇒ 'a list ⇒ 'a Queue where
  pushQueue q q' =
    (case qohp q of
      DropOldest ⇒
        q | buffer:= drop (length (buffer q @ q') - qsize q) (buffer q @ q') |
    | DropNewest ⇒
        q | buffer:= take (qsize q) (buffer q @ q') |
    | Error ⇒
```



```

    (if length (buffer q @ q') ≤ qsize q
     then q (| buffer := buffer q @ q' |)
     else q (| error := True, buffer := [] |))
  | Unbounded ⇒ q (| buffer := buffer q @ q' |)

```

Drop the first (head-side)  $n$  values from the queue.

```

fun drop :: nat ⇒ 'a Queue ⇒ 'a Queue
  where drop n q = q (| buffer := List.drop n (buffer q) |)

```

Remove all values from the queue.

```

fun clear :: 'a Queue ⇒ 'a Queue
  where clear q = q (| buffer := [] |)

```

Set the queue buffer to a specific list of values (head corresponding to the first item in the list).

```

fun setBuffer :: 'a Queue ⇒ 'a list ⇒ 'a Queue
  where setBuffer q b = q (| buffer := b |)

```

## 2.2.4 Operation Properties

**head** Properties

```

lemma single-queue-head: buffer q = [a] ⇒ head q = a
  by simp

```

**tail** Properties

*tail* frame properties. The *tail* doesn't change the *error*, *capacity*, or *strategy* fields.

```

lemma tail-frame-error: error (tail q) = error q
  by simp

```

```

lemma tail-frame-qsize: qsize (tail q) = qsize q
  by simp

```

```

lemma tail-frame-qohp: qohp (tail q) = qohp q
  by simp

```

*tail* preserves well-formedness.

```

lemma tail-wf:
  assumes wf-Queue q
  shows wf-Queue (tail q)
  using assms by (auto simp add: wf-Queue-def)

```

```

lemma single-queue-tail: buffer q = [a] ⇒ buffer (tail q) = []
  by simp

```

**push** Properties

*push* doesn't change the *qsize* field.

```

lemma push-frame-qsize: qsize (push q a) = qsize q

```

**by** (*cases* (*qohp* *q*); *simp*)

*push* doesn't change the *qohp* field.

**lemma** *push-frame-qohp*: *qohp* (*push* *q* *a*) = *qohp* *q*  
**by** (*cases* (*qohp* *q*); *simp*)

Express the transformation of *push* on the buffer when the operation doesn't cause the capacity to be exceeded.

**lemma** *push-within-qsize*:  
**assumes** *length* (*buffer* *q*) < *qsize* *q*  
**shows** *buffer* (*push* *q* *a*) = *buffer* *q* @ [*a*]  
**using** *assms* **by** (*cases* (*qohp* *q*); *simp*)

Show that *push* preserves the state of the error flag when the operation doesn't cause the capacity to be exceeded.

**lemma** *push-no-error*:  
**assumes** *length* (*buffer* *q*) < *qsize* *q*  
**shows** *error* (*push* *q* *a*) = *error* *q*  
**using** *assms* **by** (*cases* (*qohp* *q*); *simp*)

Prove that *push* preserves well-formedness.

**lemma** *push-wf*:  
**assumes** *wf-Queue* *q*  
**shows** *wf-Queue* (*push* *q* *v*)  
**using** *assms* **by** (*cases* (*qohp* *q*); *auto simp add: wf-Queue-def*)

## drop Properties

*Queue.drop* frame properties. The *Queue.drop* operation doesn't change the *error*, *capacity*, or *strategy* fields.

**lemma** *drop-frame-error*: *error* (*drop* *n* *q*) = *error* *q*  
**by** *simp*

**lemma** *drop-frame-qsize*: *qsize* (*drop* *n* *q*) = *qsize* *q*  
**by** *simp*

**lemma** *drop-frame-qohp*: *qohp* (*drop* *n* *q*) = *qohp* *q*  
**by** *simp*

*Queue.drop* preserves well-formedness.

**lemma** *drop-wf*:  
**assumes** *wf-Queue* *q*  
**shows** *wf-Queue* (*drop* *n* *q*)  
**using** *assms* **by** (*auto simp add: wf-Queue-def*)

## clear Properties

*clear* frame properties. The *clear* operation doesn't change the *error*, *qsize*, or *qohp* fields.

**lemma** *clear-frame-error*:  $\text{error } (\text{clear } q) = \text{error } q$   
**by** *simp*

**lemma** *clear-frame-qsize*:  $\text{qsize } (\text{clear } q) = \text{qsize } q$   
**by** *simp*

**lemma** *clear-frame-qohp*:  $\text{qohp } (\text{clear } q) = \text{qohp } q$   
**by** *simp*

*tail* preserves well-formedness.

**lemma** *clear-wf*:  
**assumes** *wf-Queue*  $q$   
**shows** *wf-Queue*  $(\text{clear } q)$   
**using** *assms* **by** (*simp add: wf-Queue-def*)

### setBuffer Properties

*setBuffer* frame properties. The *setBuffer* operation doesn't change the *error*, *qsize*, or *qohp* fields.

**lemma** *setBuffer-frame-error*:  $\text{error } (\text{setBuffer } q \ b) = \text{error } q$   
**by** *simp*

**lemma** *setBuffer-frame-qsize*:  $\text{qsize } (\text{setBuffer } q \ b) = \text{qsize } q$   
**by** *simp*

**lemma** *setBuffer-frame-qohp*:  $\text{qohp } (\text{setBuffer } q \ b) = \text{qohp } q$   
**by** *simp*

*setBuffer* preserves well-formedness.

**lemma** *setBuffer-wf*:  
**assumes** *wf-Queue*  $q$   
**and**  $\text{length } b \leq \text{qsize } q$   
**shows** *wf-Queue*  $(\text{setBuffer } q \ b)$   
**using** *assms* **by** (*simp add: wf-Queue-def*)

**end**

## 2.3 Port States

An AADL thread communicates with other threads over ports. Each port has some type of storage associated with it: a data port has a memory slot to hold a single value, an event data port has a queue/buffer to hold messages, and an event port has a queue/buffer to hold signals (null messages) indicating the presence of an event. To simplify the semantics, we adopt a uniform representation the storage for every kind of port using queues defined in *Queue.thy* (Section 2.2). This is further justified by the language in Section 8.3 (3) of the AADL standard: "Data ports are event data ports with a queue size of one in which the newest arrival is kept" and "Event ports are event data ports with empty message content".

The runtime needs to be able to associate a model-declared port to storage for the port. In HAMR, this is implemented by associating a *PortId* to a queue data structure. In this semantics mechanization, we introduce the type *PortState* – a mapping from *PortId* to *Queue* to realize that association for each thread. For simplicity, we provide separate *PortStates* for input and output ports. Further, [?] argued that the AADL runtime semantics implies that there is a distinction between the application’s view of a port’s state, and the communication infrastructure’s view of a port’s state (see, for example, Section 8.3.1 (7) of the standard). Thus, a *ThreadState* will include four *PortState* structures:

- *iin* - infrastructure input port state (representing the infrastructure’s view of input ports)
- *ain* - application input port state (representing the thread application logic’s view of input ports)
- *aout* - application output port state (representing the thread application logic’s view of output ports)
- *iout* - infrastructure output port state (representing the infrastructure’s view of output ports)

This theory provides:

- the definition of a port state data structure
- definitions of well-formed port states
- operations on port states
- properties/proofs that operations preserve well-formedness

The theory depends on *SetsAndMaps.thy* for the map type that implements the port state, *Queue.thy* (Section 2.2) for storage for each port, and *Model.thy* to provide the basis for well-formedness (i.e., the contents of the port states are aligned with the port declarations in the model).

**theory** *PortState*

**imports** *Main SetsAndMaps Queue Model*

**begin**

### 2.3.1 Structures

A *PortState* maps *PortIds* to queues. Intuitively, each port state applies to a particular set of *PortIds* (e.g., the input ports of a particular thread). We will use the Isabelle Map type *dom* (domain) operation to determine the set of *PortIds* that the port state supports. "Unsupported"/"Non-applicable" ports are not in the domain, while "supported" ports are always bound to a queue value.

**type-synonym** *'a PortState* = (*PortId*, *'a Queue*) *map*

### 2.3.2 Well-formedness Definitions

A *PortState* is well-formed wrt some set of *PortIds* if its domain is equal to the set of *PortIds*. This concept is used to show that common operations on port state maintain a domain that is aligned with a set of ports declared in a component (e.g., all input ports of the component).

**definition** *wf-PortState-dom* :: *Model*  $\Rightarrow$  *PortId set*  $\Rightarrow$  *'a PortState*  $\Rightarrow$  *bool* **where**

$wf\text{-}PortState\text{-}dom\ m\ pids\ ps \equiv ((dom\ ps) = pids) \wedge (dom\ ps) \subseteq modelPIDs\ m$

A *PortState* is well-formed if every *PortId* in the port state is associated with a well-formed *Queue*  $q$  (as defined in *Queue.thy* – Section 2.2), the capacity of the  $q$  is equal to the model-declared size of the queue as found in the model *PortDescr*  $pd$ , and the overflow handling protocol in  $q$  matches the model-declared value in  $pd$ .

**definition**  $wf\text{-}PortState\text{-}queue :: Model \Rightarrow PortId \Rightarrow 'a\ Queue \Rightarrow bool$  **where**

$wf\text{-}PortState\text{-}queue\ m\ p\ q \equiv$   
 $(wf\text{-}Queue\ q \wedge qsize\ q = queueSize\ ((modelPortDescrs\ m)\ \$\ p) \wedge$   
 $qohp\ q = ohp\ ((modelPortDescrs\ m)\ \$\ p))$

**definition**  $wf\text{-}PortState\text{-}queues :: Model \Rightarrow PortId\ set \Rightarrow 'a\ PortState \Rightarrow bool$  **where**

$wf\text{-}PortState\text{-}queues\ m\ pids\ ps \equiv$   
 $\forall p \in pids. let\ q = (ps\ \$\ p)$   
 $in\ wf\text{-}PortState\text{-}queue\ m\ p\ q$

The following definition conjoins the well-formedness properties above.

**definition**  $wf\text{-}PortState :: Model \Rightarrow PortId\ set \Rightarrow 'a\ PortState \Rightarrow bool$  **where**

$wf\text{-}PortState\ m\ pids\ ps \equiv wf\text{-}PortState\text{-}dom\ m\ pids\ ps$   
 $\wedge wf\text{-}PortState\text{-}queues\ m\ pids\ ps$

The following helper lemmas establish properties of elements (queues, buffers) that belong to well-formed port states. These are used in proofs that operations on port states preserve well-formedness.

**lemma**  $wf\text{-}PortState\text{-}implies\ wf\text{-}PortState\text{-}queue$ :

**assumes**  $wf\text{-}ps$ :  $wf\text{-}PortState\ m\ dom\ pids\ ps$

**and**  $p\text{-}in\text{-}dom$ :  $p \in dom\ pids$

**shows**  $wf\text{-}PortState\text{-}queue\ m\ p\ (ps\ \$\ p)$

**using**  $wf\text{-}ps\ p\text{-}in\text{-}dom$

**by** (*simp add*:  $wf\text{-}PortState\text{-}def\ wf\text{-}PortState\text{-}queues\text{-}def$ )

### 2.3.3 Operations

We define a number of helper functions for working with port states. As a naming convention, operations with “PID” in the name take a *PortId* argument as a reference to a port; operations with “PD” in the name to a *PortDescr* as a reference to a port.

#### Accessor Operations

Accessor operators implement queries about the aggregate port state or individual ports. These do not perform logical updates of the port state.

Does port state  $ps$  map port identifier *PortId* to some queue?

**fun**  $portDefinedPID :: 'a\ PortState \Rightarrow PortId \Rightarrow bool$

**where**  $portDefinedPID\ ps\ p = (p \in dom\ ps)$

Does port state  $ps$  associate a non-empty queue with port identifier  $PortId$ ? (i.e., is data available in the port storage?)

```
fun dataAvailablePID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  bool
  where dataAvailablePID ps p = ( $\exists$  q . ps p = Some(q)  $\wedge$   $\neg$ isEmpty q)
```

Given a port state  $ps$ , return the set of port ids for which there is data available (i.e., the set of port ids that are associated with non-empty queues).

```
fun dataAvailablePorts :: 'a PortState  $\Rightarrow$  PortId set
  where dataAvailablePorts ps = {p . dataAvailablePID ps p}
```

Does the port state  $ps$  have any queues that have data available?

```
fun dataUnavailable :: 'a PortState  $\Rightarrow$  bool
  where dataUnavailable ps = ( $\forall$  p  $\in$  dom ps.  $\forall$  q. ps p = Some(q)  $\longrightarrow$  isEmpty q)
```

Does the port state  $ps$  have data available on all ports in the set  $pids$ ?

```
fun readyPIDs :: 'a PortState  $\Rightarrow$  PortId set  $\Rightarrow$  bool
  where readyPIDs ps pids = ( $\forall$  p  $\in$  pids. dataAvailablePID ps p)
```

Return the first value from  $p$ 's queue within port state  $ps$ .

```
fun portHeadPID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a
  where portHeadPID ps p = head (ps $ p)
```

Return the entire buffer of  $p$ 's queue with port state  $ps$ .

```
fun portBufferPID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a list
  where portBufferPID ps p = buffer (ps $ p)
```

### Transformer Operations

Transformer operation perform logical updates of the port states. Sections that follow will prove well-formedness preservation properties for these.

Transform the port state  $ps$  by replacing  $p$ 's queue with queue  $q$ .

```
fun portReplacePID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a Queue  $\Rightarrow$  'a PortState
  where portReplacePID (ps::'a PortState) p q = ps(p  $\mapsto$  q)
```

Transform the port state  $ps$  by replacing  $p$ 's buffer with queue  $b$ , leaving the rest of queue (the static properties and error state) unchanged.

```
fun portReplaceBufferPID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a list  $\Rightarrow$  'a PortState
  where portReplaceBufferPID (ps::'a PortState) p b =
    (let q-pre = (ps $ p) in — get the current q
     let q-post = setBuffer q-pre b in — update the queue with a new buffer
     ps(p  $\mapsto$  q-post))
```

Transform the port state  $ps$  by dequeuing one value from each of the ports in the set  $pids$ ?

```
fun portDequeuePIDs :: 'a PortState  $\Rightarrow$  PortId set  $\Rightarrow$  'a PortState
  where portDequeuePIDs ps pids = ps ++ ( $\lambda$ p. if p  $\in$  pids then Some (tail (ps $ p)) else None)
```

Transform the port state  $ps$  by dequeuing one value from the port  $p$ ?

```
fun portDequeuePID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a PortState
  where portDequeuePID ps p = ps(p  $\mapsto$  tail (ps $ p))
```

Transform the port state  $ps$  by enqueueing a value  $v$  into  $p$ 's queue.

```
fun portEnqueuePID :: 'a PortState  $\Rightarrow$  PortId  $\Rightarrow$  'a  $\Rightarrow$  'a PortState
  where portEnqueuePID ps p v = ps(p  $\mapsto$  push (ps $ p) v)
```

Transform the port state  $ps$  by clearing all the queue buffers in the set of ports  $pids$ 's.

```
fun clearAll :: PortId set  $\Rightarrow$  'a PortState  $\Rightarrow$  'a PortState
  where clearAll pids ps = ( $\lambda p$ . if  $p \in pids$  then Some (clear (ps $ p)) else ps p)
```

The following property provides a “sanity check” on a couple of the operations above: enqueueing a value and then dequeuing yields an identical queue value.

**lemma** portEnqueueDequeue-empty:

```
assumes avail: portDefinedPID ps p
  and capa: qsize (ps $ p) > 0
  and empty: isEmpty (ps $ p)
shows portDequeuePID (portEnqueuePID ps p x) p = ps
proof –
have  $\forall q \in \text{dom } ps$ . portDequeuePID (portEnqueuePID ps p x) p q = ps q
proof
  fix q
  assume  $q \in \text{dom } ps$ 
  show portDequeuePID (portEnqueuePID ps p x) p q = ps q
  proof (cases p = q)
    case True
      obtain e b c s where h0: ps p = Some ( $\lfloor$  error= e, buffer= b, qsize= c, qohp = s  $\rfloor$ )
        by (metis Queue.cases avail domD portDefinedPID.elims(2))
      have h1: b = []
        using empty h0 by fastforce
      have h6: length [] < qsize (ps $ p)
        using capa by fastforce
      have h4: buffer (push (ps $ p) x) = [x]
        by (metis append-Nil capa empty isEmpty.elims(2) list.size(3) push-within-qsize)
      have h5: error (push (ps $ p) x) = error (ps $ p)
        by (metis capa empty isEmpty.simps list.size(3) push-no-error)
      have h7: error (ps $ p) = e
        by (simp add: h0)
      have h2: portEnqueuePID ps p x p = Some(push (ps $ p) x)
        by simp
      have h2: portEnqueuePID ps p x p = Some ( $\lfloor$  error= e, buffer= [x], qsize= c, qohp = s  $\rfloor$ )
        using h0 h1 h2 h4 h5
      map-some-val-given[of ps p ( $\lfloor$  error= e, buffer= b, qsize= c, qohp = s  $\rfloor$ )]
      by (smt (verit, ccfv-threshold) Queue.equality Queue.select-convs(1) Queue.select-convs(2)
        Queue.select-convs(3) Queue.select-convs(4) old.unit.exhaust push-frame-qsize
        push-frame-qohp)
      have h3: portDequeuePID (portEnqueuePID ps p x) p p =
```

```

      Some (| error= e, buffer= b, qsize= c, qohp = s |)
    using h1 h2 by auto
  then show ?thesis
    using h0 by force
next
case False
then show ?thesis
  by simp
qed
qed
thus ?thesis
by (metis avail fun-upd-triv fun-upd-upd portDefinedPID.elims(2) portDequeuePID.elims portEnqueuePID.elims)
qed

```

### 2.3.4 Operation Properties

#### *portReplacePID* operation preserves well-formedness

If we perform *portReplacePID* for port id  $p$  that exists within port state  $ps$ , then the resulting port state has the same domain.

**lemma** *portReplacePID-preserves-wf-PortState-dom*:  
**assumes**  $wf-ps-dom$ :  $wf-PortState-dom\ m\ dom-pids\ ps$   
**and**  $p-in-dom$ :  $p \in dom-pids$   
**shows**  $wf-PortState-dom\ m\ dom-pids\ (portReplacePID\ ps\ p\ q)$   
**using**  $wf-ps-dom\ p-in-dom$   
**by** (*auto simp add: wf-PortState-dom-def*)

If we perform *portReplacePID* for port id  $p$  that exists within well-formed port state  $ps$  and the new queue is also well-formed with respect to the model, then the queues in the resulting port state all well-formed with respect to the model.

**lemma** *portReplacePID-preserves-wf-PortState-queues*:  
**assumes**  $wf-ps$ :  $wf-PortState\ m\ dom-pids\ ps$   
**and**  $p-in-dom$ :  $p \in dom-pids$   
**and**  $wf-ps-queue$ :  $wf-PortState-queue\ m\ p\ q$   
**shows**  $wf-PortState-queues\ m\ dom-pids\ (portReplacePID\ ps\ p\ q)$   
**using**  $wf-ps$  — assume we start with well-formed port states  
 $p-in-dom$   
 $wf-ps-queue$  — assume the new value of the queue is well-formed  
 $wf-PortState-queue-def$  — well-formedness definitions and associated properties  
 $wf-PortState-queues-def$   
 $wf-PortState-implies-wf-PortState-queue$   
**by** *fastforce*

*portReplacePID* preserves port state well-formedness.

**lemma** *portReplacePID-preserves-wf-PortState*:  
**assumes**  $wf-ps$ :  $wf-PortState\ m\ dom-pids\ ps$   
**and**  $p-in-dom$ :  $p \in dom-pids$   
**and**  $wf-ps-queue$ :  $wf-PortState-queue\ m\ p\ q$   
**shows**  $wf-PortState\ m\ dom-pids\ (portReplacePID\ ps\ p\ q)$



**using** *wf-ps* — assume we start with well-formed port states  
*p-in-dom*  
*wf-ps-queue* — assume the new value of the queue is well-formed  
*portReplacePID-preserves-wf-PortState-dom* — previous theorems  
*portReplacePID-preserves-wf-PortState-queues*  
*wf-PortState-def* — primary definition  
**by** *blast*

***portReplaceBufferPID* operation preserves well-formedness**

If we perform *portReplaceBufferPID* for port id *p* that exists within port state *ps*, then the resulting port state has the same domain.

**lemma** *portReplaceBufferPID-preserves-wf-PortState-dom*:  
**assumes** *wf-ps-dom*: *wf-PortState-dom m dom-pids ps*  
**and** *p-in-dom*: *p ∈ dom-pids*  
**shows** *wf-PortState-dom m dom-pids (portReplaceBufferPID ps p b)*  
**using** *wf-ps-dom p-in-dom*  
**by** (*auto simp add: wf-PortState-dom-def*)

Given a well-formed port state *ps*, and a pid *p* that is in the domain of the port state, and a buffer *b* that is well-formed (it's length does not exceed the maximum capacity declared for the port), if we perform *portReplaceBufferPID* then the queues in the resulting port state all well-formed with respect to the model.

**lemma** *portReplaceBufferPID-preserves-wf-PortState-queues*:  
**assumes** *wf-ps*: *wf-PortState m dom-pids ps*  
**and** *p-in-dom*: *p ∈ dom-pids*  
**and** *b-wf*: *length b ≤ (queueSizePID m p)*  
**shows** *wf-PortState-queues m dom-pids (portReplaceBufferPID ps p b)*  
**using** *wf-ps* — assume we start with well-formed port states  
*p-in-dom*  
*b-wf* — assume the new value of the buffer is well-formed  
*wf-PortState-queue-def* — well-formedness definitions and associated properties  
*wf-PortState-queues-def*  
*wf-PortState-implies-wf-PortState-queue*  
*setBuffer-wf* — setting wf buffer within wf queue produces wf queue  
*setBuffer-frame-qsize* — setBuffer frame conditions  
*setBuffer-frame-qohp*  
**by** *fastforce*

*portReplacePID* preserves port state well-formedness.

**lemma** *portReplaceBufferPID-preserves-wf-PortState*:  
**assumes** *wf-ps*: *wf-PortState m dom-pids ps*  
**and** *p-in-dom*: *p ∈ dom-pids*  
**and** *b-wf*: *length b ≤ (queueSizePID m p)*  
**shows** *wf-PortState m dom-pids (portReplaceBufferPID ps p b)*  
**using** *wf-ps* — assume we start with well-formed port states  
*p-in-dom*  
*b-wf* — assume the new buffer is well-formed wrt queue capacity

*portReplaceBufferPID-preserves-wf-PortState-dom* — previous theorems  
*portReplaceBufferPID-preserves-wf-PortState-queues*  
*wf-PortState-def* — primary definition  
**by** *blast*

***portDequeuePID* operation preserves well-formedness**

If we perform *portDequeuePID* for port id  $p$  that exists within port state  $ps$ , then the resulting port state has the same domain.

**lemma** *portDequeuePID-preserves-wf-PortState-dom*:  
**assumes**  $wf-ps$ : *wf-PortState*  $m$  *dom-pids*  $ps$   
**and**  $p$ -in-dom:  $p \in \text{dom-pids}$   
**shows** *wf-PortState*  $m$  *dom-pids* (*portDequeuePID*  $ps$   $p$ )  
**using**  $wf-ps$ -dom  $p$ -in-dom  
**by** (*auto simp add: wf-PortState-dom-def*)

If we perform *portDequeuePID* for port id  $p$  that exists within port state  $ps$ , then the resulting queue is well-formed.

**lemma** *portDequeuePID-preserves-wf-PortState-queue*:  
**assumes**  $wf-ps$ : *wf-PortState*  $m$  *dom-pids*  $ps$   
**and**  $p$ -in-dom:  $p \in \text{dom-pids}$   
**shows** *wf-PortState-queue*  $m$   $p$  ((*portDequeuePID*  $ps$   $p$ )  $\$$   $p$ )

**proof** –

**from**  $wf-ps$   $p$ -in-dom **have**  $wf\text{-operand-queue}$ : *wf-PortState-queue*  $m$   $p$  ( $ps$   $\$$   $p$ )  
**by** (*rule wf-PortState-implies-wf-PortState-queue*)  
**show** ?thesis  
**using**  $wf\text{-operand-queue}$   
*tail-wf*  
*wf-PortState-queue-def*  
*tail-wf*  
**by** *force*

**qed**

All the other queues within the port state  $ps$  not operated on by *portDequeuePID* are unchanged.

**lemma** *portDequeuePID-frame*:  
**assumes**  $wf-ps$ : *wf-PortState*  $m$  *dom-pids*  $ps$   
**and**  $p$ -in-dom:  $p \in \text{dom-pids}$   
**shows**  $\forall p' \in \text{dom-pids} - \{p\} . ((\text{portDequeuePID } ps \ p) \ \$ \ p') = ps \ \$ \ p'$   
**by** *simp*

If we perform *portDequeuePID* for port id  $p$  that exists within port state  $ps$ , then all the queues in the resulting port state are well-formed.

**lemma** *portDequeuePID-preserves-wf-PortState-queues*:  
**assumes**  $wf-ps$ : *wf-PortState*  $m$  *dom-pids*  $ps$   
**and**  $p$ -in-dom:  $p \in \text{dom-pids}$   
**shows** *wf-PortState-queues*  $m$  *dom-pids* (*portDequeuePID*  $ps$   $p$ )  
**using**  $wf-ps$  — assume we start with well-formed port states

*wf-PortState-queues-def* — ..which implies that we have well-formed queues  
*wf-PortState-implies-wf-PortState-queue* — ..which implies that the argument to dequeue is well-formed  
*portDequeuePID-preserves-wf-PortState-queue* — ..and dequeue produces a well-formed queue  
 by *fastforce*

*portDequeuePID* preserves port state well-formedness.

**lemma** *portDequeuePID-preserves-wf-PortState*:

**assumes** *wf-ps*: *wf-PortState m dom-pids ps*

**and** *p-in-dom*:  $p \in \text{dom-pids}$

**shows** *wf-PortState m dom-pids (portDequeuePID ps p)*

**using** *wf-ps p-in-dom* — assumptions

*portDequeuePID-preserves-wf-PortState-dom* — lemmas showing subproperties of wf preserved

*portDequeuePID-preserves-wf-PortState-queues*

*wf-PortState-def* — definition of well-formedness

**by** *blast*

*portEnqueuePID* operation preserves well-formedness

If we perform *portEnqueuePID* for port id  $p$  that exists within port state  $ps$ , then the resulting port state has the same domain.

**lemma** *portEnqueuePID-preserves-wf-PortState-dom*:

**assumes** *wf-ps-dom*: *wf-PortState-dom m dom-pids ps*

**and** *p-in-dom*:  $p \in \text{dom-pids}$

**shows** *wf-PortState-dom m dom-pids (portEnqueuePID ps p v)*

**using** *wf-ps-dom p-in-dom*

**by** (*auto simp add: wf-PortState-dom-def*)

If we perform *portEnqueuePID* for port id  $p$  that exists within port state  $ps$ , then the resulting queue is well-formed.

**lemma** *portEnqueuePID-preserves-wf-PortState-queue*:

**assumes** *wf-ps*: *wf-PortState m dom-pids ps*

**and** *p-in-dom*:  $p \in \text{dom-pids}$

**shows** *wf-PortState-queue m p ((portEnqueuePID ps p v) \$ p)*

**proof** —

— Introduce names for original and updated queue.

**let** *?orgq* = *ps \$ p*

**let** *?newq* = (*portEnqueuePID ps p v*) \$ *p*

— Since the original port state is wf (assumption), we know the original queue for  $p$  is wf

**from** *wf-ps p-in-dom* **have** *wf-operand-portstate-queue: wf-PortState-queue m p ?orgq*

**by** (*rule wf-PortState-implies-wf-PortState-queue*)

— Since *push* preserves wf, we know the new queue is wf.

**from** *p-in-dom wf-operand-portstate-queue*

**have** *wf-result-push-queue: wf-Queue (push ?orgq v)*

**using** *push-wf wf-PortState-queue-def*

**by** *metis*

— Restate new queue (and well-formedness) in terms of the entire port state.

**from** *p-in-dom wf-result-push-queue*

**have** *wf-result-queue: wf-Queue ?newq*

```

using push-wf p-in-dom wf-operand-portstate-queue
by simp
— frame condition for qsize.
have qsize-preserved: qsize ?newq = qsize ?orgq
  using p-in-dom push-frame-qsize
  by (metis fun-upd-same map-some-val-given portEnqueuePID.simps)
— frame condition for qohp.
have qohp-preserved: qohp ?newq = qohp ?orgq
  using p-in-dom push-frame-qohp
  by (metis fun-upd-same map-some-val-given portEnqueuePID.simps)
— ..prove thesis
from p-in-dom
  wf-operand-portstate-queue — input queue is wf
  wf-result-queue — output queue is wf
  qsize-preserved — frame conditions on portEnqueue
  qohp-preserved
show ?thesis
  by (metis wf-PortState-queue-def)
qed

```

If we perform *portEnqueuePID* for port id *p* that exists within well-formed port state *ps*, then the queues in the resulting port state all well-formed with respect to the model.

```

lemma portEnqueuePID-preserves-wf-PortState-queues:
  assumes wf-ps: wf-PortState m dom-pids ps
  and p-in-dom: p ∈ dom-pids
  shows wf-PortState-queues m dom-pids (portEnqueuePID ps p v)
using wf-ps — assume we start with well-formed port states
  p-in-dom
  portEnqueuePID-preserves-wf-PortState-queue
  wf-PortState-def
  wf-PortState-queues-def — well-formedness definitions and associated properties
by (smt (verit, best) fun-upd-apply map-get-def portEnqueuePID.simps)

```

*portEnqueuePID* preserves port state well-formedness.

```

lemma portEnqueuePID-preserves-wf-PortState:
assumes wf-ps: wf-PortState m dom-pids ps
and p-in-dom: p ∈ dom-pids
shows wf-PortState m dom-pids (portEnqueuePID ps p v)
using wf-ps p-in-dom — assumptions
  portEnqueuePID-preserves-wf-PortState-dom — lemmas showing subproperties of wf preserved
  portEnqueuePID-preserves-wf-PortState-queues
  wf-PortState-def — definition of well-formedness
by metis

end

```

## 2.4 Thread States

The state of a thread includes the state of its ports, local variables, and its dispatch status (a structure indicating what caused the dispatch of the thread and what input ports are currently frozen).

A thread’s state changes due to:

- execution of the thread’s entry points, with the semantics of execution being reflected in the application logic (see *App.thy*) for each entry point. Entry point execution may change the application view of the input and output port states and local variables.
- communication actions in the communication infrastructure. This may change the infrastructure view of the input ports (e.g., as messages arrive at the thread’s inputs) and output ports (e.g., as messages are released from the thread onto the communication substrate).
- execution of AADL run-time services as the thread changes its scheduling state. This includes the transfer port values from infrastructure input ports to application input ports via the *ReceiveInput RTS* – “freezing” the application’s view of the input ports, as well as the transfer of port values from application output ports to infrastructure output ports via the *SendOutput RTS*.

Other theories will prove that, regardless of state changes, the thread state will always be well-formed according to the definitions in this theory.

This theory defines:

- the structure of a thread state,
- notions of well-formedness for a thread state, and
- a characterization of the valid initial states for a thread.

The theory imports *SetsAndMaps.thy* to represent basic structures, *Models.thy* to supply variable and port identifiers and to align the variable states and port states with model declarations to achieve well-formedness, and *VarState.thy* and *PortState.thy* to provide the representations of variable state and port state.

```
theory ThreadState
imports Main SetsAndMaps Model VarState PortState
begin
```

### 2.4.1 Structures

The AADL standard presents “dispatch status” as information that the thread application code can access to find out what triggered the dispatch of the thread (in particular, for sporadic dispatch protocol, which input event-like port had an event arrival that triggered the dispatch). However, the standard does not fully specify the concept.

The following datatype defines our interpretation of the dispatch status.

```
datatype DispatchStatus =
  NotEnabled
  | Periodic PortIds
```

| *Sporadic PortId \* PortIds*

The *Periodic* alternate of the datatype indicates that the thread is currently executing due to a periodic dispatch and the accompanying *PortIds* indicates the set of input ports that have had their values frozen (by the invocation of the ReceiveInput RTS). The *Sporadic* alternate of the datatype indicates that the thread is currently executing due to a sporadic dispatch that has been triggered by the arrival of a message on the port indicated by *PortId* and the accompanying *PortIds* indicates the set of input ports that have had their values frozen. According to the AADL standard, the thread application code should never access any port whose values are not frozen (the rationale is that such an access could result in a race condition). The condition that the thread (and, in HAMR, an accompanying GUMBO contract) must not access an unfrozen port should be enforced by static checks on the program code and contract specification. For more information about how this semantics interprets the standard's approach to "freezing input ports", see DispatchLogic.thy (Section 3.1).

The *NotEnabled* alternate is more a technical choice of the semantics design. The thread application code would never see this alternate since if the thread is not enabled, the application code would not be running. We have added this alternative to give the runtime system a value that the dispatch status field of the thread state can be set to when the thread is not executing. Other alternatives might be to have the status field set to the most recent dispatch status value or some other default value, or to use an option type (with NONE corresponding to *NotEnabled*).

Given a dispatch status value, the following helper function returns the set of input ports whose values are frozen. These form the conceptual "port inputs" to the application logic during that particular dispatch of the thread.

```
fun dispatchInputPorts :: DispatchStatus  $\Rightarrow$  PortIds where
  dispatchInputPorts NotEnabled = {}
| dispatchInputPorts (Periodic ps) = ps
| dispatchInputPorts (Sporadic (_, ps)) = ps
```

The following helper predicate is used in thread state well-formedness definitions. It holds when  $p$  is a port id mentioned anywhere in the dispatch status. Such a port id should appear in the set of input port ids for a thread.

```
fun disp-elem :: DispatchStatus  $\Rightarrow$  PortId  $\Rightarrow$  bool where
  disp-elem ds p = (case ds of
    NotEnabled  $\Rightarrow$  False
  | Periodic portset  $\Rightarrow$   $p \in$  portset
  | Sporadic (p', portset)  $\Rightarrow$  (( $p = p'$ )  $\vee$   $p \in$  portset))
```

The runtime state of the thread consists of the following elements. For further motivation and rationale, see [2]. The justification for the *PortState* fields of the *ThreadState* is also summarized in PortState.thy (Section 2.3).

- *tvar* - the state of the thread's local variables
- *iin* - infrastructure input port state (representing the infrastructure's view of input ports)
- *ain* - application input port state (representing the thread application logic's view of input ports)
- *aout* - application output port state (representing the thread application logic's view of output ports)

- *iout* - infrastructure output port state (representing the infrastructure's view of output ports)
- *disp* - the current dispatch status of the thread

```

record 'a ThreadState =
  infi :: 'a PortState
  appi :: 'a PortState
  appo :: 'a PortState
  info :: 'a PortState
  tvar :: 'a VarState
  disp :: DispatchStatus

```

The following function helps abbreviate the construction of a thread state.

```

fun tstate where tstate ii ai ao io tv ds =
  (| infi= ii, appi= ai, appo= ao, info= io, tvar= tv, disp= ds |)

```

## 2.4.2 Well-formedness Definitions

In general, thread state well-formedness definitions specify that the things (vars, ports) that we are manipulating in the state for a thread  $t$  are aligned with things that we declared in the model for  $t$ . (e.g., the thread state does not include a queue for a port that was not declared for the thread in the model, and conversely, every port that was declared for this thread in the model has a queue associated with it). First, well-formedness conditions for each of the thread state elements are specified. Then, the well-formedness condition for the entire thread state is defined as a conjunction of these properties.

### Well-formed Thread State Elements

**definition** *wf-ThreadState-tvar*::  $Model \Rightarrow CompId \Rightarrow ('a VarState) \Rightarrow bool$  **where**  
*wf-ThreadState-tvar m c vs*  $\equiv wf-VarState\ vs\ \{v.\ isVarOfCID\ m\ c\ v\}$

The *infi* component of a ThreadState (input infrastructure port map) is well formed when the domain of the *infi* port map is equal to the set of input ports for the thread declared in the model. Intuitively, each of the declared "in" ports for the thread (according to the model) is associated with a infrastructure message queue, (and there are no "extra" ports in the map). Furthermore, the PortState structure elements must also be well-formed, i.e., the associated queues are aligned with model attributes for the port indicating the capacity and overflow policy for the port.

**definition** *wf-ThreadState-infi*::  $Model \Rightarrow CompId \Rightarrow ('a PortState) \Rightarrow bool$  **where**

*wf-ThreadState-infi m c ps*  $\equiv wf-PortState\ m\ (inPortsOfCID\ m\ c)\ ps$

The definitions below for other port-state elements are similar.

**definition** *wf-ThreadState-appi*::  $Model \Rightarrow CompId \Rightarrow ('a PortState) \Rightarrow bool$  **where**  
*wf-ThreadState-appi m c ps*  $\equiv wf-PortState\ m\ (inPortsOfCID\ m\ c)\ ps$

**lemma** *wf-clearAll-appi*:

**assumes** *wf-ThreadState-appi m c ps*

**shows** *wf-ThreadState-appi m c (clearAll (dom ps) ps)*

**proof** –

```

have h1: wf-PortState-dom m (inPortsOfCID m c) ps
and h2: wf-PortState-queues m (inPortsOfCID m c) ps
using assms unfolding wf-ThreadState-appi-def wf-PortState-def apply blast
using assms wf-PortState-def wf-ThreadState-appi-def by blast
have h3: wf-PortState-dom m (inPortsOfCID m c) (clearAll (dom ps) ps)
  using h1 unfolding wf-PortState-dom-def dom-def map-get-def mem-Collect-eq
  apply (simp only: clearAll.simps inPortsOfCID.simps modelPIDs.simps)
  apply clarify
  by fastforce
have h4: wf-PortState-queues m (inPortsOfCID m c) (clearAll (dom ps) ps)
  using h2 clear-wf unfolding wf-PortState-queues-def wf-PortState-queue-def by fastforce
show ?thesis
using h3 h4 unfolding wf-PortState-def wf-ThreadState-appi-def by blast
qed

```

**definition** *wf-ThreadState-appo*::  $Model \Rightarrow CompId \Rightarrow ('a PortState) \Rightarrow bool$  **where**  
*wf-ThreadState-appo m c ps*  $\equiv$  *wf-PortState m (outPortsOfCID m c) ps*

**lemma** *wf-clearAll-appo*:

```

assumes wf-ThreadState-appo m c ps
shows wf-ThreadState-appo m c (clearAll (dom ps) ps)

```

**proof** –

```

have h1: wf-PortState-dom m (outPortsOfCID m c) ps
and h2: wf-PortState-queues m (outPortsOfCID m c) ps
using assms unfolding wf-ThreadState-appo-def wf-PortState-def apply blast
using assms wf-PortState-def wf-ThreadState-appo-def by blast
have h3: wf-PortState-dom m (outPortsOfCID m c) (clearAll (dom ps) ps)
  using h1 unfolding wf-PortState-dom-def dom-def map-get-def mem-Collect-eq
  apply (simp only: clearAll.simps inPortsOfCID.simps modelPIDs.simps)
  apply clarify
  by fastforce
have h4: wf-PortState-queues m (outPortsOfCID m c) (clearAll (dom ps) ps)
  using h2 clear-wf unfolding wf-PortState-queues-def wf-PortState-queue-def by fastforce
show ?thesis
using h3 h4 unfolding wf-PortState-def wf-ThreadState-appo-def by blast
qed

```

**definition** *wf-ThreadState-info*::  $Model \Rightarrow CompId \Rightarrow ('a PortState) \Rightarrow bool$  **where**  
*wf-ThreadState-info m c ps*  $\equiv$  *wf-PortState m {p . isOutCIDPID m c p} ps*

**lemma** *appo-wf-info*: *wf-ThreadState-appo m c ps*  $\implies$  *wf-ThreadState-info m c ps*  
**by** (metis outPortsOfCID.simps wf-ThreadState-appo-def wf-ThreadState-info-def)

If p is mentioned in the dispatch status of ts, then it must be an input port of c. ToDo: constrain to dispatch triggers, also check the relationship between p' and portset in the Sporadic case.

**definition** *wf-ThreadState-disp*::  $Model \Rightarrow CompId \Rightarrow DispatchStatus \Rightarrow bool$  **where**  
*wf-ThreadState-disp m c ds*  $\equiv$   $(\forall p. \text{disp-elem } ds \ p \longrightarrow \text{isInCIDPID } m \ c \ p)$



**lemma** *wf-ThreadState-disp-NotEnabled*: *wf-ThreadState-disp m c NotEnabled*  
**by** (*simp add: wf-ThreadState-disp-def*)

### Well-formed Thread States

**definition** *wf-ThreadState*:: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  ('a *ThreadState*)  $\Rightarrow$  *bool*  
**where** *wf-ThreadState m t ts*  $\equiv$   
 (*wf-ThreadState-infi m t (infi ts)*)  $\wedge$   
 (*wf-ThreadState-appi m t (appi ts)*)  $\wedge$   
 (*wf-ThreadState-appo m t (appo ts)*)  $\wedge$   
 (*wf-ThreadState-info m t (info ts)*)  $\wedge$   
 (*wf-ThreadState-tvar m t (tvar ts)*)  $\wedge$   
 (*wf-ThreadState-disp m t (disp ts)*)

#### 2.4.3 Initial Thread States

Characterizing system execution, e.g., in terms of traces, requires some notion of initial system state, which in turn requires some notion of initial thread state. This section provides definitions characterizing initial thread states. Following AADL's philosophy of a system Initialization phase, the Initialize entry point for each thread *should* provide the initial state of the thread that will be seen in the "normal" AADL system Compute phase by the thread's application code. However, from a technical standpoint in the semantics, we need an initial state for the Initialization phase (which is what is provided in this section). Since the code of an thread Initialize entry point should never read the initial values of thread local variables nor the initial values of ports, the semantics of the thread's application logic should not be dependent on the initial thread state. Thus, we have some freedom regarding what we choose as the initial state (particular for variables). The AADL standard implicitly assumes that all port queues start out empty. So that is reflected in the definitions below. For variables, we currently choose an arbitrary default value for variables. This implies that the current definitions will yield a single unique initial state. However, since Initialize entry point application code should initialize all local variables, it would also be appropriate in the semantics to leave the *tvar* thread state component with arbitrary values for each of the local variables declared for the thread (yielding a family of initial states for a thread).

Other aspects of the initial state predicates reference the well-formed state predicates to ensure that the domains used in variable value and port value maps match the model declarations.

Currently, we instantiate the universal data type to *int* and use *0::'a* for the default variable value.

**definition** *default-value*:: 'a **where** *default-value*  $\equiv$  *undefined*

The *tvar* component of an initial state is well-formed wrt the model, and the value of each variable is the default value.

**definition** *initial-ThreadState-tvar*:: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  'a *ThreadState*  $\Rightarrow$  *bool* **where**  
*initial-ThreadState-tvar m c ts*  $\equiv$   
 (*wf-ThreadState-tvar m c (tvar ts)*)  
 $\wedge (\forall v \in \text{dom } (tvar ts) . (tvar ts) v = \text{Some}(\text{default-value}))$

For each port state component of the thread state, the port state should be well-formed wrt the model and should be associated with an empty queue.

**definition** *initial-ThreadState-infi*:: *Model*  $\Rightarrow$  *CompId*  $\Rightarrow$  'a *ThreadState*  $\Rightarrow$  *bool* **where**

*initial-ThreadState-infi*  $m\ c\ ts \equiv (wf\text{-ThreadState-infi}\ m\ c\ (infi\ ts)) \wedge dataUnavailable\ (infi\ ts)$

**definition** *initial-ThreadState-appi*::  $Model \Rightarrow CompId \Rightarrow 'a\ ThreadState \Rightarrow bool$  **where**  
*initial-ThreadState-appi*  $m\ c\ ts \equiv (wf\text{-ThreadState-appi}\ m\ c\ (appi\ ts)) \wedge dataUnavailable\ (appi\ ts)$

**definition** *initial-ThreadState-appo*::  $Model \Rightarrow CompId \Rightarrow 'a\ ThreadState \Rightarrow bool$  **where**  
*initial-ThreadState-appo*  $m\ c\ ts \equiv (wf\text{-ThreadState-appo}\ m\ c\ (appo\ ts)) \wedge dataUnavailable\ (appo\ ts)$

**definition** *initial-ThreadState-info*::  $Model \Rightarrow CompId \Rightarrow 'a\ ThreadState \Rightarrow bool$  **where**  
*initial-ThreadState-info*  $m\ c\ ts \equiv (wf\text{-ThreadState-info}\ m\ c\ (info\ ts)) \wedge dataUnavailable\ (info\ ts)$

The initial dispatch status of the thread is *NotEnabled*.

**definition** *initial-ThreadState-disp*::  $Model \Rightarrow CompId \Rightarrow 'a\ ThreadState \Rightarrow bool$  **where**  
*initial-ThreadState-disp*  $m\ c\ ts \equiv (wf\text{-ThreadState-disp}\ m\ c\ (disp\ ts)) \wedge (disp\ ts = NotEnabled)$

We take the conjunction of the conditions for components of the thread state to get the overall predicate for a valid initial thread state.

**definition** *initial-ThreadState*::  $Model \Rightarrow CompId \Rightarrow ('a\ ThreadState) \Rightarrow bool$   
**where** *initial-ThreadState*  $m\ t\ ts \equiv$   
 (*initial-ThreadState-infi*  $m\ t\ ts$ )  $\wedge$   
 (*initial-ThreadState-appi*  $m\ t\ ts$ )  $\wedge$   
 (*initial-ThreadState-appo*  $m\ t\ ts$ )  $\wedge$   
 (*initial-ThreadState-info*  $m\ t\ ts$ )  $\wedge$   
 (*initial-ThreadState-tvar*  $m\ t\ ts$ )  $\wedge$   
 (*initial-ThreadState-disp*  $m\ t\ ts$ )

The following lemma states that any initial thread state is well-formed.

**lemma** *initial-implies-wf*:  
 $\llbracket initial\text{-ThreadState}\ m\ t\ ts \rrbracket \implies wf\text{-ThreadState}\ m\ t\ ts$   
**unfolding** *initial-ThreadState-def*  
     *initial-ThreadState-infi-def* *initial-ThreadState-appi-def*  
     *initial-ThreadState-appo-def* *initial-ThreadState-info-def*  
     *initial-ThreadState-tvar-def* *initial-ThreadState-disp-def*  
     *wf-ThreadState-def*  
**by** *blast*

**end**

## 2.5 System States

An AADL runtime system state includes the state of each of the threads in the system, the state of the inter-thread communication substrate, and the state of various system services associated with scheduling, etc.

This theory uses definitions *ThreadState.thy* (for representing the state of threads) and *Model.thy* (for aligning the state elements with model information).

```

theory SystemState
  imports Main Model ThreadState
begin

```

### 2.5.1 System Phase Structures

AADL executions are separated into an *Initializing* phase and a *Computing* phase (see the standard - Section 5.4.1 Clause (21), Section 13.3 Clause (7)).

In the Initializing phase, each thread’s application code Initialize Entry Point executed once. The application developer designs this code to provide an initial value to each variable in the thread’s state and to put initial values on its output ports.

In the Computing phase, the Compute Entry Point application code for each thread is executed repeated, according to the thread scheduling policy.

The two phases are associated with dedicated scheduling information. See datatype *Exec* below.

### 2.5.2 Scheduling State Structures

From the scheduler’s perspective, each thread is either

- suspended awaiting dispatch,
- dispatched and ready to be scheduled,
- running.

This is a simplification of the AADL thread scheduling states reflected in Section 5.4.1 “Thread States and Actions” and 5.4.2 “Thread Dispatching” of the standard and Figures 5 and 6. In particular, we do not consider states related to modes, activation, deactivation, nor suspension due to resource acquisition or subprogram calls.

```

datatype ScheduleState = Waiting | Ready | Running

```

```

type-synonym Threadschedule = (ScheduleState, ScheduleState) map

```

The AADL runtime is design to integrate with a scheduling infrastructure on the underlying platform. The standard does not specify a particular scheduling strategy. Our scheduling-related definitions are set up (a) as a minimal abstract representation of scheduling, with (b) the ability to refine the definition to a particular scheduling strategy.

Our abstract scheduling information indicates that the system is either initializing threads (with a list of ids of threads remaining to be initialized), or is in the Computing phase and with *CompId* indicating the thread whose compute entry point will be executed next according to the underlying (unspecified) scheduling strategy.

```

datatype Exec = Initialize CompId list | Compute CompId

```

Since Thread Initialize entry points do not read input ports, the ordering of the execution of Initialize entry point is immaterial (see the standard Section 13.3 Clause (8)). We will subsequently prove that our semantics definitions support this independence property.

For now, the notion of system schedule is instantiated to a static cyclic schedule. *scheduleInit* provides a totally ordered thread schedule for the system's initialization phase. *scheduleFirst* indicates set the threads that may be scheduled first in the system Compute phase. For a given thread *t*, *ScheduleComp* defines the set of threads whose execution may follow *t*.

```
record SystemSchedule =
  scheduleInit :: CompId list
  scheduleFirst :: CompId set
  scheduleComp :: (CompId, CompId set) map
```

### 2.5.3 System State Structures

The system state includes the following elements:

- a mapping from *CompId* to the thread states,
- an (abstract) representation of the state of the communication substrate,
- a mapping from *CompId* to the scheduling state of each thread,
- the current phase of the system (contained in *Exec*,
- the thread to be executed next.

```
record ('u, 'a) SystemState =
  systemThread :: (CompId, 'a ThreadState) map — states of each thread
  systemComms :: 'u — state of communication substrate
  systemState :: (CompId, ScheduleState) map — schedule state of each thread
  systemExec :: Exec — system state and thread to be executed next
```

Define an instantiation of the system state in which the communication substrate structure is defined as a set of communication packets with a source *PortId* a payload, and a target *PortId*.

```
type-synonym 'a CommonState = ('a, (PortId * 'a * PortId * nat) set) SystemState
```

The following helper function uses the map *ran* (range) operation to retrieve the set of thread states associated with all threads in the system state *s*.

```
fun systemThreadStates :: ('u, 'a) SystemState ⇒ 'a ThreadState set
  where systemThreadStates s = ran (systemThread s)
```

The following helper predicates can be used to determine the current phase of the system.

The system is in the initialization phase when the *systemPhase* field is set to *Initializing* and the execution schedule field is set to an initialization schedule.

```
fun isInitializing :: ('a, 'u) SystemState ⇒ bool
  where isInitializing s = (∃ cs. systemExec s = Initialize cs)
```

The system is in the compute phase when the *systemPhase* field is set to *Computing* and the execution schedule field indicates that component *c* is the next to execute.

```
fun isComputing :: ('a, 'u) SystemState ⇒ bool
```

**where**  $isComputing\ s = (\exists\ c.\ systemExec\ s = Compute\ c)$

**lemma** *init-not-compute*:  $isInitializing\ s \implies \neg isComputing\ s$   
**apply** *simp*  
**by** *fastforce*

**lemma** *compute-not-init*:  $isComputing\ s \implies \neg isInitializing\ s$   
**apply** *simp*  
**by** *fastforce*

**lemma** *init-init*:  $systemExec\ s = Initialize\ cs \implies isInitializing\ s$   
**by** *simp*

**lemma** *compute-compute*:  $systemExec\ s = Compute\ c \implies isComputing\ s$   
**by** *simp*

### 2.5.4 Well-formedness Definitions

This section define a notion of well-formed system state. This is organized in terms of well-formedness properties for each system state element.

#### Well-formedness Definitions for Thread States

The system state's thread state map is well-formed if each thread state in the map is well-formed and if the domain of the map equals the set of thread ids in the model.

**definition** *wf-SystemState-ThreadStates* ::  $Model \Rightarrow ('u, 'a)\ SystemState \Rightarrow bool$   
**where** *wf-SystemState-ThreadStates* *m ss*  $\equiv$   
 $let\ threadStates = systemThread\ ss\ in$   
 $\forall\ c \in dom\ threadStates.\ wf-ThreadState\ m\ c\ (threadStates\ \$\ c)$

**definition** *wf-SystemState-ThreadStates-dom* ::  $Model \Rightarrow ('u, 'a)\ SystemState \Rightarrow bool$   
**where** *wf-SystemState-ThreadStates-dom* *m ss*  $\equiv$   
 $let\ threadStates = systemThread\ ss\ in$   
 $dom\ threadStates = modelCIDs\ m$

\*\*\*\*\* ToDo \*\*\*\*\* communication state.

The system state's thread schedule state map is well-formed if the domain of the map equals the set of thread ids in the model.

**definition** *wf-SystemState-ScheduleStates-dom* ::  $Model \Rightarrow ('u, 'a)\ SystemState \Rightarrow bool$   
**where** *wf-SystemState-ScheduleStates-dom* *m ss*  $\equiv$   
 $let\ scheduleStates = systemState\ ss\ in$   
 $dom\ scheduleStates = modelCIDs\ m$

**definition**  $wf\text{-}SystemState :: Model \Rightarrow ('u, 'a) SystemState \Rightarrow bool$

**where**  $wf\text{-}SystemState\ m\ x \equiv$   
 $dom\ (systemThread\ x) \subseteq modelCIDs\ m \wedge$   
 $wf\text{-}SystemState\text{-}ThreadStates\ m\ x \wedge$   
 $wf\text{-}SystemState\text{-}ThreadStates\text{-}dom\ m\ x$

Well-formedness for *Exec* indicates that (a) when in the Initializing phase the list of thread ids yet to be initialized are found in the thread ids of the model. and (b) when in the Compute phase the id of the next thread to execute is found in the thread ids of the model.

**definition**  $wf\text{-}Exec :: Model \Rightarrow Exec \Rightarrow bool$

**where**  $wf\text{-}Exec\ m\ e \equiv$   
 $case\ e\ of$   
 $Initialize\ cs \Rightarrow set\ cs \subseteq (modelCIDs\ m)$   
 $| Compute\ c \Rightarrow c \in (modelCIDs\ m)$

Well-formedness of the system state is the conjunction of the well-formed properties above.

**definition**  $wf\text{-}SystemStateJohn :: Model \Rightarrow ('u, 'a) SystemState \Rightarrow bool$

**where**  $wf\text{-}SystemStateJohn\ m\ ss \equiv$   
 $wf\text{-}SystemState\text{-}ThreadStates\ m\ ss$   
 $\wedge wf\text{-}SystemState\text{-}ThreadStates\text{-}dom\ m\ ss$   
 $\wedge wf\text{-}SystemState\text{-}ScheduleStates\text{-}dom\ m\ ss$   
 $\wedge wf\text{-}Exec\ m\ (systemExec\ ss)$

The following definition gives well-formed conditions for system schedules:

- the thread ids referenced in the initialization phase schedule, must match exactly the set of thread ids in the model (i.e., those for which a model descriptor is declared), and
- the length of the initialization phase schedule must be equal to the number of threads (along with the first condition, this implies that every thread appears exactly once in the initialization phase schedule,
- there must be at least one thread given in the *scheduleFirst* set for the computing phase scheduling,
- the thread ids in *scheduleFirst* set are “valid” (i.e., they appear in the model declarations), and
- each thread id declared in the model is accounted for in the *scheduleComp* “next to schedule” map (i.e., the map is total on the model-declared threads) and every model-declared thread has an entry in the map.

**definition**  $wf\text{-}SystemSchedule :: Model \Rightarrow SystemSchedule \Rightarrow bool$

**where**  $wf\text{-}SystemSchedule\ md\ sc \equiv$   
 $(set\ (scheduleInit\ sc) = dom\ (modelCompDescrs\ md)) \wedge$   
 $(length\ (scheduleInit\ sc) = card\ (dom\ (modelCompDescrs\ md))) \wedge$   
 $(scheduleFirst\ sc \neq \{\}) \wedge$   
 $(scheduleFirst\ sc \subseteq dom\ (modelCompDescrs\ md)) \wedge$   
 $(dom\ (scheduleComp\ sc) = dom\ (modelCompDescrs\ md))$

### 2.5.5 Communication

**record** ('u, 'a) *Communication* =  
*comPush* :: 'u  $\Rightarrow$  'a *PortState*  $\Rightarrow$  *Conns*  $\Rightarrow$  ('u  $\times$  'a *PortState*) *set*  
*comPull* :: 'u  $\Rightarrow$  'a *PortState*  $\Rightarrow$  *Conns*  $\Rightarrow$  ('u  $\times$  'a *PortState*) *set*

**definition** *wf-Communication* **where**

*wf-Communication* *md cm*  $\equiv$   
 $(\forall sb\ ps.\ \forall c \in \text{dom}\ (modelCompDescrs\ md). \\
\text{wf-ThreadState-info}\ md\ c\ ps \longrightarrow \\
(\forall (tb, qs) \in \text{comPush}\ cm\ sb\ ps\ (modelConns\ md). \text{wf-ThreadState-info}\ md\ c\ qs)) \wedge \\
(\forall sb\ ps.\ \forall c \in \text{dom}\ (modelCompDescrs\ md). \\
\text{wf-ThreadState-infi}\ md\ c\ ps \longrightarrow \\
(\forall (tb, qs) \in \text{comPull}\ cm\ sb\ ps\ (modelConns\ md). \text{wf-ThreadState-infi}\ md\ c\ qs))$

**fun** *commonPushItems* **where**

*commonPushItems* - - [] - = {}  
| *commonPushItems* *p q (x#xs) mx* = {(*p*, *x*, *q*, *Suc mx*)}  $\cup$  *commonPushItems p q xs (Suc mx)*

**fun** *commonPushSubstrate* **where**

*commonPushSubstrate* *cn ps pids mx pf* =  $(\bigcup p \in pids. \bigcup q \in cn\ \$\ p. (\text{commonPushItems}\ p\ q\ (pf\ p)\ mx))$

**fun** *commonPushQueues* **where**

*commonPushQueues* *ps pf p* =  
(if *p*  $\in$  *dom ps*  
then *Some* (*drop* (*length* (*pf p*)) (*ps*  $\$$  *p*))  
else *None*)

**fun** *commonPush* **where**

*commonPush* *sb ps cn* =  
{(tb, qs) | *tb qs pids pf*.  
*pids*  $\subseteq$  *dom ps*  $\wedge$   
 $(\forall p \in pids. pf\ p \leq \text{buffer}\ (ps\ \$\ p)) \wedge$   
*tb* = *commonPushSubstrate* *cn ps pids* (*Max* {*n* | *p x q n*. (*p*, *x*, *q*, *n*)  $\in$  *sb*}) *pf*  $\wedge$   
*qs* = *commonPushQueues ps pf*}

**fun** *commonPullSubstrate* **where**

*commonPullSubstrate* *sb qf* = *sb* -  $(\bigcup q. (qf\ q))$

**fun** *exact* **where**

*exact* [] *s* = (*s* = {})  
| *exact* (*x#xs*) *s* =  $(\exists (p, v, q, n) \in s. v = x \wedge \text{exact}\ xs\ (s - \{(p, v, q, n)\}))$

**fun** *commonPullItems* **where** *commonPullItems p s* =

{ *p* | *buffer* := *buffer p* @ *ys* | *ys*. *ys*  $\in$  *lists* {*v* | *p' v q n*. (*p'*, *v*, *q*, *n*)  $\in$  *s*}  $\wedge$  *exact ys s* }

**fun** *commonPullQueues* **where**

*commonPullQueues ps qf* =  
{ *qs* | *qs*. (*dom qs* = *dom ps*  $\wedge$   $(\forall pid \in \text{dom}\ ps. qs\ \$\ pid \in \text{commonPullItems}\ (ps\ \$\ pid)\ (qf\ pid)))$  }

```

fun commonPull where
  commonPull sb ps cn =
  { (tb, qs) | tb qs qids qf.
    qids  $\subseteq$  dom ps  $\wedge$ 
    ( $\forall q \in qids. qf\ q \subseteq \{ (p, x, q', n) \in sb . q = q' \}$ )  $\wedge$ 
    ( $\forall q \in UNIV - qids. qf\ q = \{\}$ )  $\wedge$ 
    ( $\forall q \in qids. card\ (qf\ q) + length\ (buffer\ (ps\ \$\ q)) \leq qsize\ (ps\ \$\ q)$ )  $\wedge$ 
    tb = commonPullSubstrate sb qf  $\wedge$ 
    qs  $\in$  commonPullQueues ps qf }

definition CommonComm :: ((PortId * 'a::equal * PortId * nat) set, 'a) Communication where
  CommonComm = ()
    comPush = commonPush,
    comPull = commonPull
  )

end

```



## Chapter 3

# AADL Runtime Thread Dispatching Behavior

### 3.1 Thread Dispatch Logic

The specifications in this formalize AADL's rules for thread dispatching (as specified in Section 5.3.2 of the standard). Since our formalization does not yet consider time, some aspects of AADL's policies are not fully specified.

This theory imports basic set and map definitions, *Model* (to access basic structures as well as declared thread and port properties related to dispatching, and *ThreadState* run time state to access the current state of infrastructure ports when considering sporadic thread dispatch.

```
theory DispatchLogic
imports SetsAndMaps Model ThreadState
begin
```

```
datatype EnabledStatus =
  Periodic
  | Sporadic PortId
```

A periodic thread is enabled if the model-declared period of the thread (to be recorded in *CompDesc*) is appropriately related to current time (currently omitted). See the AADL Standard Section 5.3.2 (33).

This method is a placeholder. Its current implementation simply returns a value indicating that it is enabled

```
fun periodicIsEnabled :: CompDesc  $\Rightarrow$  bool
where periodicIsEnabled cd = True
```

```
fun periodicEnabledStatus :: CompDesc  $\Rightarrow$  EnabledStatus set
where periodicEnabledStatus cd = {EnabledStatus.Periodic}
```

A sporadic thread is enabled if two types of conditions are satisfied:

1. timing: the time interval since the last dispatch of the thread exceeds the model-declared "period" of the thread (the "period" attribute is slightly misnamed and actually reflects a minimum separation time). In the current state of the formalization, time is omitted and this condition is taken to be trivially true.
2. event arrival: at least one message/value has arrived on a port declared in the model as a dispatch trigger. By default (if no event triggers are explicitly declared in the model), all event and event data ports (see Section 5.4 (6))

Placeholder for to check if the minimum separation time for a sporadic thread is achieved.

```
fun minSeparationAchieved :: Model  $\Rightarrow$  CompId  $\Rightarrow$  bool
  where minSeparationAchieved m c = True
```

*selectMaximumUrgencyPorts* returns the set of port ids from thread c in m that have the highest urgency among the given set of ports *candidateDispatchPort*. This function is intended to be called with the *candidateDispatchPorts* parameter instantiated to a set of input ports from c that have non-empty infrastructure queues (i.e., messages pending).

```
fun selectMaximumUrgencyPorts :: Model  $\Rightarrow$  PortId set  $\Rightarrow$  PortId set
```

```
  where selectMaximumUrgencyPorts m candidateDispatchPorts =
    {p  $\in$  candidateDispatchPorts .  $\forall$  p'  $\in$  candidateDispatchPorts . urgencyPID m p  $\geq$  urgencyPID m p'}
```

**lemma** *selectMaximumUrgencyPorts-subset*:

```
  selectMaximumUrgencyPorts m candidateDispatchPorts  $\subseteq$  candidateDispatchPorts
  by simp
```

*getDispatchablePorts* returns the set of port ids from thread c in m are candidates for sporadic dispatching according to AADL's dispatching specification. Intuitively, a candidate must be declared (implicitly or explicitly in the AADL model) as a dispatch trigger, it must have data available in its infrastructure port state queue, and it must have the highest urgency among other candidate ports. Currently, if more than one port is declared with the same urgency, it is possible to have multiple dispatchable ports (whereas the standard specifies that there is at most one port available for dispatch). We still need to add the notion of AADL Queue\_Processing\_Protocol property, which would "break the tie" among multiple dispatchable ports. For now, we just return a set of ports and assume non-deterministic tie-breaking.

```
fun getSporadicDispatchablePorts :: Model  $\Rightarrow$  CompDescr  $\Rightarrow$  'a PortState  $\Rightarrow$  PortId set
```

```
  where getSporadicDispatchablePorts m cd ps =
    (let declaredDispatchTriggers = CompDescr.dispatchTriggers cd
     in let dataAvailableTriggers = {p  $\in$  declaredDispatchTriggers . dataAvailablePID ps p}
     in selectMaximumUrgencyPorts m dataAvailableTriggers)
```

The following two methods are not used directly in the semantics at the moment but are presented to enable traceability to the current version of the Slang reference semantics.

*sporadicEnabledStatus* returns a set of *EnabledStatus* values indicating which ports have triggered a sporadic dispatch. The fact that a set is currently returned instead of an indicator of a single port is a result of our currently not emphasizing the timestamp tie-breaking for sporadic dispatch candidates as reflected in AADL Queue Processing Protocol policy option. Our intention in HAMR is to eventually

implement the FIFO option for the Queue Processing Protocol, which would return a single value that arrived earliest across all the non-empty ports which have the same urgency (see Section 8.3.2 (36)). For now, we assume that the client system semantics transitions non-deterministically pick from among the returned set values. Note that AADL does allow a set of triggering ports to be made available to the Compute Entry Point user code (see Section 5.4.2 (39)).

```
fun sporadicEnabledStatus :: Model  $\Rightarrow$  CompId  $\Rightarrow$  CompDescr  $\Rightarrow$  'a PortState  $\Rightarrow$  EnabledStatus set
where sporadicEnabledStatus m c cd c-infi
  = (if (minSeparationAchieved m c)
    then (let dispatchablePorts = getSporadicDispatchablePorts m cd c-infi
          in {es .  $\exists p \in$  dispatchablePorts . es = Sporadic p})
    else {})

```

*computeEnabledStatus* returns a set of *EnabledStatus* values indicating if a thread is dispatchable. We first fetch the thread's dispatch protocol from the thread descriptor. Then, the return value is computed by calling helper methods for both Periodic and Sporadic dispatch protocol cases.

```
fun computeEnabledStatus :: Model  $\Rightarrow$  CompId  $\Rightarrow$  'a PortState  $\Rightarrow$  EnabledStatus set
where computeEnabledStatus m c ps =
  ( let compDescr = ((modelCompDescrs m) $ c)
    in let dp = CompDescr.dispatchProtocol compDescr
      in (case dp of
        DispatchProtocol.Periodic  $\Rightarrow$  periodicEnabledStatus compDescr
        | DispatchProtocol.Sporadic  $\Rightarrow$  sporadicEnabledStatus m c compDescr ps))

```

### 3.1.1 Determining Ports to Freeze

Once it is determined that a thread is dispatchable (enabled), we also determine which ports should be frozen in the dispatch action, because the information used to determine freeze ports is coupled to the information used to determine dispatch.

The functions/definitions in this section help compute the set of ports to freeze for a particular dispatch. This information is included in the *DispatchStatus* structure for both periodic and sporadic dispatches.

The rules for determining which ports to freeze are given primarily in Section 8.3.2, but also Section 5.4 (7), 5.4.2 (e.g., clauses 7,37), Section 8.3 (e.g., clause 2) of the standard. In general, the idea of AADL is that, upon dispatch, application code can only read (a) ports that are either non-dispatch triggers (see Section 8.3.2 (20) or (b) the port that was selected for sporadic dispatch. It is these ports that must be frozen on dispatch (we only support the Dispatch Time option for the AADL property Input Time, which indicates the point in time at which ports or frozen). The following is helpful intuition.

- Periodic threads – The notion of dispatch trigger is not relevant for Periodic threads (dispatch is only triggered by time-out, not event arrival). Therefore, all input ports are frozen (see e.g., Section 5.4.2 (33)).
- Sporadic threads – HAMR makes a few simplifying assumptions for Sporadic threads. First, it assumes that data ports can never be dispatch triggers (i.e., only event and event data ports can be triggers). The AADL standard actually allows data ports to be declared as dispatch triggers (i.e., triggered when fresh data arrives, see Section 5.4 (6), 5.4.2 (31)) but this is not currently implemented in HAMR. Then, following the AADL standard for sporadic components, unless dispatch

triggers are explicitly declared as a thread property, all event and event data ports are assumed to be dispatch triggers in sporadic components. Practically speaking, this means that for Sporadic threads in HAMR, the typical situation is that all data ports will be frozen along with the event-like port that triggered the dispatch (see the AADL Standard Section 5.3.2 (30)). In the non-typical situation that only a subset of event-like ports are declared to be dispatch triggers, then all data ports, all non-trigger declared ports, and trigger-declared port that actually triggered the dispatch will be frozen. Intuitively, the application should not read non-frozen input ports. Right now, we have no way of enforcing that in the semantics, and we assume that this property is enforced at the code level (e.g., by static analysis).

For periodic threads, the following function states which input ports are to be frozen. Our interpretation of the AADL standard is that all input ports are frozen. This is based on the following language:

- "By default, input of ports is frozen for all ports that are not candidates for thread dispatch triggering" (Section 5.4 (7))."
- "By default arrival of data at data ports does not trigger a dispatch." (Section 8.3 (3))

HAMR always enforces the "default" mentioned above – no data ports are dispatch triggers. Moreover, since in a periodic thread, no port triggers a dispatch, this implies that by default all input ports are frozen.

```
fun getPeriodicPortsToFreeze :: Model ⇒ CompId ⇒ PortId set
where getPeriodicPortsToFreeze m c = inPortsOfCID m c
```

For sporadic threads, the following function states work together to indicate which input ports are to be frozen. Our interpretation is based on the following language in the AADL standard:

- "By default, input of ports is frozen for all ports that are not candidates for thread dispatch triggering" (Section 5.4 (7))." Since HAMR adopts the "default" scenario, this means that all data ports and all non-dispatch trigger declared event-like ports will always be frozen.
- "The input of other ports that can trigger dispatch is not frozen" (New Section 8.3.2 (20)). and "for dispatch trigger candidates, only those port(s) actually triggering a specific dispatch is frozen" (Section 5.4 (7)). This means from among the declared dispatch triggers, only the port that actually triggered the dispatch will be frozen.

The following helper function returns the event-like ports that are not declared to be dispatch triggers (i.e., to match the language from the standard above, they are "not candidates for dispatch triggering". Event arrival at these ports never triggers a dispatch, and they will always be frozen (along with all data ports).

```
fun getNonTriggeringEventLikePorts :: Model ⇒ CompId ⇒ PortId set
where getNonTriggeringEventLikePorts m c
    = (inEventLikePortsOfCID m c) – (dispatchTriggersOfCID m c)
```

Data ports are always frozen (HAMR assumes they can never be dispatch triggers), and any non-dispatch trigger ports are always frozen.

```

fun getSporadicAlwaysFreezePorts :: Model ⇒ CompId ⇒ PortId set
where getSporadicAlwaysFreezePorts m c
    = (inDataPortsOfCID m c) ∪ (getNonTriggeringEventLikePorts m c)

```

In addition to the ports that are always frozen, also freeze the port that triggered the dispatch.

```

fun getSporadicPortsToFreeze :: Model ⇒ CompId ⇒ PortId ⇒ PortId set
where getSporadicPortsToFreeze m c triggeringPort
    = (getSporadicAlwaysFreezePorts m c) ∪ {triggeringPort}

```

### 3.1.2 Computing Dispatch Status

```

fun computePeriodicDispatchStatus :: Model ⇒ CompId ⇒ CompDescr ⇒ (DispatchStatus set)
where computePeriodicDispatchStatus m c cd =
    (if periodicIsEnabled cd
     then (let portsToFreeze = getPeriodicPortsToFreeze m c
          in {DispatchStatus.Periodic portsToFreeze})
     else {DispatchStatus.NotEnabled})

fun computeSporadicDispatchStatus ::
    Model ⇒ CompId ⇒ CompDescr ⇒ 'a PortState ⇒ (DispatchStatus set)
where computeSporadicDispatchStatus m c cd c-infi =
    (let dispatchablePorts = getSporadicDispatchablePorts m cd c-infi
     in {ds . ∃ p ∈ dispatchablePorts .
        ds = (DispatchStatus.Sporadic (p, getSporadicPortsToFreeze m c p))})

```

```

fun computeDispatchStatus :: Model ⇒ CompId ⇒ 'a PortState ⇒ (DispatchStatus set)
where computeDispatchStatus m c c-infi =
    ( let compDescr = ((modelCompDescrs m) $ c)
      in let dp = CompDescr.dispatchProtocol compDescr
        in (case dp of
            DispatchProtocol.Periodic ⇒ computePeriodicDispatchStatus m c compDescr
          | DispatchProtocol.Sporadic ⇒ computeSporadicDispatchStatus m c compDescr c-infi))

```

### 3.1.3 Well-formedness Properties

One of the key goals of well-formedness for the computed dispatch status for thread component  $c$  is to show that the triggering ports and ports-to-freeze in the dispatch status are input ports. The following helper lemmas show that this property holds for the helper functions used to construct the port id sets used in the dispatch status.

**lemma** *nonTriggeringEventLikePorts-are-inPorts*:  
 $getNonTriggeringEventLikePorts\ m\ c \subseteq inPortsOfCID\ m\ c$   
**using** DiffD1 **by** fastforce

**lemma** *sporadicAlwaysFreezePorts-are-inPorts*:  
 $getSporadicAlwaysFreezePorts\ m\ c \subseteq inPortsOfCID\ m\ c$   
**using** DiffD1 **by** fastforce

In this helper function,  $p$  represents triggering port.

**lemma** *sporadicPortsToFreeze-are-inPorts*:  
 $isInCIDPID\ m\ c\ p \implies getSporadicPortsToFreeze\ m\ c\ p \subseteq inPortsOfCID\ m\ c$   
**using** *sporadicAlwaysFreezePorts-are-inPorts* **by** *auto*

From model well-formedness, we can concluded that all ports in dispatch trigger declarations are in ports.

**lemma** *dispatchTriggers-are-inPorts*:

**assumes** *wf-m*: *wf-Model m*  
**and** *c-in-m*: *inModelCID m c*  
**shows** *dispatchTriggersOfCID m c*  $\subseteq$  *inPortsOfCID m c*

**proof** —

— Since the model is well-formed, we know all of the dispatch trigger declarations in the model are well-formed.

**from** *wf-m* **have** *wf-m-DispatchTriggers*: *wf-Model-CompDescrsDispatchTriggers m*

**unfolding** *wf-Model-def* **by** *blast*

— Since dispatch trigger declarations are well-formed for component *c* in the model, we know that the declared dispatch triggers for *c* are all input ports.

**from** *c-in-m wf-m-DispatchTriggers*

**show** *dispatchTriggersOfCID m c*  $\subseteq$  *inPortsOfCID m c*

**unfolding** *wf-Model-CompDescrsDispatchTriggers-def*

**by** (*metis inEventLikePortsOfCID.simps inModelCID.elims(2)*  
*inPortsOfCID.simps isInCDPID.simps isInCIDPID.simps*  
*isInEventLikeCDPID.simps isInEventLikeCIDPID.simps*  
*mem-Collect-eq modelCIDs.simps subsetD subsetI*)

**qed**

And from the above, we can conclude that the *getSporadicDispatchablePorts* function returns only in ports (plus we need a basic relation between the component id and component descriptor).

**lemma** *sporadicDispatchablePorts-are-inPorts*:

**assumes** *wf-m*: *wf-Model m*  
**and** *c-in-m*: *inModelCID m c*  
**and** *c-mapsTo-cd*:  $(modelCompDescrs\ m)\ \$\ c = cd$   
**shows** *getSporadicDispatchablePorts m cd ps*  $\subseteq$  *inPortsOfCID m c*

**proof** —

**from** *assms dispatchTriggers-are-inPorts*

**have** *h1*: *dispatchTriggersOfCID m c*  $\subseteq$  *inPortsOfCID m c* **by** *blast*

**from** *c-mapsTo-cd*

**have** *h2*: *CompDescr.dispatchTriggers cd* = *dispatchTriggersOfCID m c* **by** *simp*

**from** *h1 h2*

**have** *h3*: *CompDescr.dispatchTriggers cd*  $\subseteq$  *inPortsOfCID m c* **by** *blast*

**hence** *h4*:  $\forall p \in CompDescr.dispatchTriggers\ cd . dataAvailablePID\ ps\ p \longrightarrow p \in inPortsOfCID\ m\ c$

**by** *blast*

**have** *h5*: *selectMaximumUrgencyPorts m*  $\{p \in CompDescr.dispatchTriggers\ cd . dataAvailablePID\ ps\ p\} \subseteq inPortsOfCID\ m\ c$

**using** *h3* **by** *auto*

**thus** *?thesis* **apply** (*simp only: getSporadicDispatchablePorts.simps*) **by** *meson*

**qed**

Now, we proof the overall well-formedness preservation property for *wf-computeDispatchStatus*.

**lemma** *wf-computeDispatchStatus*:

```

assumes wf-md: wf-Model md — model is well-formed.
and c-in-md: inModelCID md c — thread id belongs to model.
  — infi portion of thread state is well-formed.
and wf-ThreadState-infi: wf-ThreadState-infi md c ps
  — d is new dispatch status to be included in thread state.
and d: d ∈ computeDispatchStatus md c ps
  — new dispatch status portion of thread state is well-formed.
shows wf-ThreadState-disp md c d
unfolding wf-ThreadState-disp-def
proof — {
  fix p
  assume a: disp-elem d p
  obtain dp where dp: dp = CompDescr.dispatchProtocol ((modelCompDescrs md) $ c) by simp
  hence isInCIDPID md c p
  proof (cases dp)
    case Periodic
    hence d ∈ computePeriodicDispatchStatus md c ((modelCompDescrs md) $ c)
    using d dp by auto
    then show ?thesis using a by auto
  next
    case Sporadic
    hence s1: d ∈ computeSporadicDispatchStatus md c ((modelCompDescrs md) $ c) ps
    using d dp apply clarify
    by (metis DispatchProtocol.simps(4) computeDispatchStatus.elims)
    have s2: getSporadicDispatchablePorts md ((modelCompDescrs md) $ c) ps ⊆ inPortsOfCID md c
    using c-in-md sporadicDispatchablePorts-are-inPorts wf-md by blast
    show ?thesis
    proof (cases d)
      case NotEnabled
      then show ?thesis using a by auto
    next
      case (Periodic qs)
      then show ?thesis using s1 by force
    next
      case (Sporadic qqs)
      obtain q qs where q: qqs = (q, qs) by fastforce
      have s4: isInCIDPID md c q using Sporadic q s1 s2 by fastforce
      have s5:  $\forall q \in qs. \text{isInCIDPID } md \ c \ q$ 
      using DispatchStatus.inject(2) Sporadic q s1 s4 sporadicPortsToFreeze-are-inPorts
      by fastforce
      show ?thesis using a apply simp
      using Sporadic q s4 s5 by fastforce
    qed
  qed
} thus  $\forall p. \text{disp-elem } d \ p \longrightarrow \text{isInCIDPID } md \ c \ p$  by blast
qed

end

```

## Chapter 4

# Thread Application Behavior

### 4.1 Relational Behavior of Thread Application Logic

```
theory App
  imports Main VarState PortState ThreadState Model
begin
```

#### 4.1.1 Application Logic Relations

The application code for an AADL Thread component is organized into entry points. This semantics currently supports the Initialization and Compute entry points. In the HAMR/GUMBO framework, GUMBO contracts are attached to AADL Thread component interfaces, and then thread entry point code is shown to conform to the contracts via SMT-based verification in Logika or via testing.

Roughly speaking, each entry point contract specifies a relation between component input ports and output ports and also characterizes how the thread's local variable state is transformed. GUMBO contracts are automatically generated (planned) by HAMR into Isabelle as predicates on thread/port state elements. These predicates are represented as a shallow embedding as reflected in the *InitContract* and *ComputeContract* types shown below. These predicates are then lifted to set-based definitions of component behaviors reflected in the *InitRelation* and *ComputeRelation* types shown below.

Intuitively, the Initialize entry point takes as inputs the initial var state for the thread, where the value of each variable is set to an unspecified system default value, and it gives each thread value an initial value. In addition, it gives each output data port a value, and may optionally give each event-like port a value.

Discuss / To Do: - it's likely that as a simplifying assumption, we should require each output data port to be given a value. This should be stated in the well-formed condition.

The Compute entry point takes as inputs the current var state, application input port state, and dispatch status. The dispatch status information is produced by the AADL RunTime dispatch logic and indicates what triggered the dispatch of the thread. This is most relevant for Sporadic threads where the dispatch status indicates the port that triggered the dispatch due to event arrival on that port. Conceptually, this allows the application logic to select behavior specific to the triggering event, e.g., in code corresponding to an event handler. The Compute entry point produces an updated var state where individual variables



are optionally updated and where output ports are optionally given values.

Below are the types for the shallow embedding predicate-based representations of GUMBO contracts.

```
type-synonym 'a InitContract = ('a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$  bool)
type-synonym 'a ComputeContract = ('a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$ 
    DispatchStatus  $\Rightarrow$ 
    'a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$  bool)
```

Below are the types for the set-based representations of component behaviors (which will be derived from the predicate representation of the contracts).

```
type-synonym 'a InitBehavior = ('a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$  bool)
type-synonym 'a ComputeBehavior = ('a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$ 
    DispatchStatus  $\Rightarrow$ 
    'a PortState  $\Rightarrow$  'a VarState  $\Rightarrow$  bool)
```

The following type represents (abstractly) the behavior of the thread component's application code as derived from its contracts.

```
record 'a AppBehavior =
  appInit :: 'a InitBehavior
  appCompute :: 'a ComputeBehavior
```

The following definitions "lift" the predicate/contract-based representation into a set-based representation.

The strategy for handling contract well-formedness issues is important and was the subject of much deliberation. From a practical/implementation point of view, HAMR will check that each GUMBO contract is well-formed in the sense that:

- it only reference features (ports, variables) from component to which it belongs,
- it doesn't confuse input and output ports,
- it doesn't confuse types associated with ports and variables.

With a shallow embedding representation of contracts, there is no way to directly check (confirm) those properties in the Isabelle representation. For example, to check type correctness, we would need a formalization of predicate expression ASTs and an associated type checker.

Ultimately, we desire that, given a well-formed input *ThreadState*, the relational app behavior of a component will yield well-formed output *ThreadStates*. This will enable us support the fundamental run-time property that each thread execution step in the semantics preserves well-formed thread-states. Note that HAMR should also guarantee this, and we eventually want to demonstrate this by showing HAMR state logs conform with Isabelle system execution steps.

In any case, the following definitions are currently designed so that, in lifting from the predicate representations of the contracts, the predicates are only applied to well-formed input and output thread states.

Therefore, we would expect that the presence of mal-formed HAMR contracts (manifested in mal-formed predicates) would give rise to empty relations.

An alternative approach that needs to be investigated is that we only assume input states are well-formed, and we prove that, for a given contract, output states are well-formed. This will require that we add frame-conditions to the contracts (intuitively, capturing implicit properties that HAMR ensures during entry point execution).

**definition**  $\text{initInfrastructureContract} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow 'a \text{ InitContract}$   
**where**  $\text{initInfrastructureContract } m \text{ cid } ao \text{ tv} \equiv$   
 $\text{wf-ThreadState-appo } m \text{ cid } ao$   
 $\wedge \text{wf-ThreadState-tvar } m \text{ cid } tv$

**definition**  $\text{computeInfrastructureContract} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow 'a \text{ ComputeContract}$   
**where**  $\text{computeInfrastructureContract } m \text{ cid } ai \text{ tvi } ds \text{ ao } tvo \equiv$   
 $\text{wf-ThreadState-appi } m \text{ cid } ai$   
 $\wedge \text{wf-ThreadState-tvar } m \text{ cid } tvi$   
 $\wedge \text{wf-ThreadState-disp } m \text{ cid } ds$   
 $\wedge \text{wf-ThreadState-appo } m \text{ cid } ao$   
 $\wedge \text{wf-ThreadState-tvar } m \text{ cid } tvo$

**fun**  $\text{mk-InitBehaviorFromContract} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow$   
 $'a \text{ InitContract} \Rightarrow 'a \text{ InitBehavior}$  **where**  
 $\text{mk-InitBehaviorFromContract } m \text{ cid } \text{initContract } ao \text{ tvo} =$   
 $(\text{initContract } ao \text{ tvo}$   
 $\wedge \text{initInfrastructureContract } m \text{ cid } ao \text{ tvo})$

**fun**  $\text{mk-ComputeBehaviorFromContract} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow$   
 $'a \text{ ComputeContract}$   
 $\Rightarrow 'a \text{ ComputeBehavior}$  **where**  
 $\text{mk-ComputeBehaviorFromContract } m \text{ cid } \text{computeContract } ai \text{ tvi } d \text{ ao } tvo =$   
 $(\text{computeContract } ai \text{ tvi } d \text{ ao } tvo$   
 $\wedge \text{computeInfrastructureContract } m \text{ cid } ai \text{ tvi } d \text{ ao } tvo)$

**fun**  $\text{mk-AppBehaviorFromContracts} ::$   
 $\text{Model} \Rightarrow \text{CompId} \Rightarrow 'a \text{ InitContract} \Rightarrow 'a \text{ ComputeContract} \Rightarrow 'a \text{ AppBehavior}$  **where**  
 $\text{mk-AppBehaviorFromContracts } m \text{ cid } \text{initUserContract } \text{computeUserContract} = ($   
 $\text{appInit} = \text{mk-InitBehaviorFromContract } m \text{ cid } \text{initUserContract},$   
 $\text{appCompute} = \text{mk-ComputeBehaviorFromContract } m \text{ cid } \text{computeUserContract} )$

An *App*  $a$  is well-formed wrt a *Model*  $m$  and *CompId*  $c$  iff the thread state elements associated with the relations (transfer functions) of  $a$  are well-formed wrt  $m$  and  $c$ .

**definition**  $\text{wf-ThreadState-dataPorts} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow 'a \text{ PortState} \Rightarrow \text{bool}$   
**where**  $\text{wf-ThreadState-dataPorts } m \text{ c } ps \equiv$   
 $\forall p \in \text{dom } ps . \text{isDataPID } m \text{ p} \longrightarrow \text{isOneElement } (ps \ \$ \ p)$

**definition**  $\text{wf-InitBehavior} :: \text{Model} \Rightarrow \text{CompId} \Rightarrow 'a \text{ InitBehavior} \Rightarrow \text{bool}$   
**where**  $\text{wf-InitBehavior } m \text{ c } \text{initBehavior} \equiv$   
 $(\forall ao \text{ tvo} . \text{initBehavior } ao \text{ tvo} \longrightarrow$

```
( wf-ThreadState-appo m c ao
  ∧ wf-ThreadState-tvar m c tvo
  ∧ wf-ThreadState-dataPorts m c ao))
```

**definition** *wf-InitBehavior-Inhabited*::  $Model \Rightarrow CompId \Rightarrow 'a\ InitBehavior \Rightarrow bool$   
**where** *wf-InitBehavior-Inhabited*  $m\ c\ initBehavior \equiv$   
 $(\exists\ ao\ tvo . initBehavior\ ao\ tvo)$

**definition** *wf-ComputeBehavior*::  $Model \Rightarrow CompId \Rightarrow 'a\ ComputeBehavior \Rightarrow bool$   
**where** *wf-ComputeBehavior*  $m\ c\ computeBehavior \equiv$   
 $(\forall\ ai\ tvi\ ds\ ao\ tvo . computeBehavior\ ai\ tvi\ ds\ ao\ tvo \longrightarrow$   
 $(\ wf-ThreadState-appi\ m\ c\ ai$   
 $\ \wedge\ wf-ThreadState-dataPorts\ m\ c\ ai$   
 $\ \wedge\ wf-ThreadState-tvar\ m\ c\ tvi$   
 $\ \wedge\ wf-ThreadState-disp\ m\ c\ ds$   
 $\ \wedge\ wf-ThreadState-appo\ m\ c\ ao$   
 $\ \wedge\ wf-ThreadState-dataPorts\ m\ c\ ao$   
 $\ \wedge\ wf-ThreadState-tvar\ m\ c\ tvo$   
 $))$

**definition** *wf-ComputeBehavior-Inhabited*::  $Model \Rightarrow CompId \Rightarrow 'a\ ComputeBehavior \Rightarrow bool$   
**where** *wf-ComputeBehavior-Inhabited*  $m\ c\ computeBehavior \equiv$   
 $(\exists\ ai\ tvi\ ds\ ao\ tvo . computeBehavior\ ai\ tvi\ ds\ ao\ tvo)$

**definition** *wf-AppBehavior*::  $Model \Rightarrow CompId \Rightarrow 'a\ AppBehavior \Rightarrow bool$   
**where** *wf-AppBehavior*  $m\ c\ a \equiv$   
 $c \in dom\ (modelCompDescrs\ m)$   
 $\wedge\ wf-InitBehavior\ m\ c\ (appInit\ a)$   
 $\wedge\ wf-InitBehavior-Inhabited\ m\ c\ (appInit\ a)$   
 $\wedge\ wf-ComputeBehavior\ m\ c\ (appCompute\ a)$   
 $\wedge\ wf-ComputeBehavior-Inhabited\ m\ c\ (appCompute\ a)$

Each thread component is associated with its application logic via an *AppBehaviors* structure – a map from component identifiers to application code behaviors.

**type-synonym**  $'a\ AppBehaviors = (CompId, 'a\ AppBehavior)\ map$

A *AppBehaviors* structure is well-formed, if each *AppBehavior* is well-formed wrt the associated component.

**definition** *wf-AppBehaviors* **where** *wf-AppBehaviors*  $m\ cb \equiv \forall\ c. wf-AppBehavior\ m\ c\ (cb\ \$\ c)$

**end**

# Chapter 5

## System Behavior

**theory** *Behavior*

**imports** *SetsAndMaps Model App ThreadState SystemState DispatchLogic RTSRules*

**begin**

### 5.1 Thread Execution

The rules in this section reflect how a thread's state is transformed by executing the application logic for thread entry points. The state transformation for each entry point is determined by the transfer function (relation) derived from the entry point contract as defined in *App.thy*. The application logic transfer relation is defined on the portions of the thread state that are visible to the application code: the application input port state *appi*, the application output port state *appo* and the thread variables *tvar*. The rules in this section "lift" the transfer relation from the application-code-visible portions of the state to the entire thread state. In addition, for Compute entry point execution, the rules include invocations of AADL run-time services to manage the enqueueing and dequeuing of port queues.

#### 5.1.1 Initialize Entry Point

The Initialize entry point does not read any portion of the state; it only gives initial values for output ports and thread variables. Therefore, the app logic "transfer relation" *appInit* degenerates to a predicate on the application output port state and thread variables. The rule below "lifts" that predicate to an "update" the entire thread state. Only the elements *vs* and *ps* are updated. The other elements of the thread state are unchanged.

**inductive** *stepInit* **for** *a* :: '*a* AppBehavior' **where**

*initialize*: *appInit a ao two*  $\implies$  *stepInit a t* (*t* | *appo* := *ao*, *tvar* := *two* |)

Below a rule inversion property is proved that states that if the thread can do a *stepInit* step, it must be the case that the execution of the thread Initialize application behavior *appInit* could produce the values of the thread variable state and application output port state.

**lemma** *stepInit-ruleinv*:

**assumes** *stepInit a t t'*

```

shows appInit a (appo t') (tvar t')
proof -
  obtain ao tvo where h1: t' = t⟦appo := ao, tvar := tvo⟧
    and h2: appInit a ao tvo
    using assms by (metis stepInit.cases)
  have h3: tvo = tvar t' using h1
    apply (drule-tac f = tvar in arg-cong)
    by simp
  have h4: ao = appo t' using h1
    apply (drule-tac f = appo in arg-cong)
    by simp
  thus ?thesis using h2 h3 h4 by blast
qed

```

```

inductive stepThread for md :: Model
  and c :: CompId
  and app :: 'a AppBehavior
  and cat :: ScheduleState * ScheduleState
  where

```

```

dispatch: [ cat = (Waiting, Ready);
  dsp ∈ computeDispatchStatus md c (info t);
  dsp ≠ DispatchStatus.NotEnabled;
  receiveInputs md c (dispatchInputPorts dsp) (t ⟦ disp := dsp ⟧) t' ]
⇒ stepThread md c app cat t t'

```

```

| compute: [ cat = (Ready, Running); appCompute app (appi t) (tvar t) (disp t) ao tvo ]
  ⇒ stepThread md c app cat t (t⟦ appi := clearAll (dom (appi t)) (appi t),
    appo := ao,
    tvar := tvo ⟧)

```

```

| complete: [ cat = (Running, Waiting); sendOutput (appo t) (info t) appo' info' ]
  ⇒ stepThread md c app cat t (t⟦ appo := appo', info := info', disp := DispatchStatus.NotEnabled ⟧)

```

## 5.2 System Execution

```

definition initSys where initSys md sc s ≡
  (wf-SystemState md s) ∧
  (systemExec s = Initialize (scheduleInit sc)) ∧
  (∀ c ts. inModelCID md c ∧ systemThread s c = Some ts → initial-ThreadState md c ts)

```

```

inductive initStepSys for md :: Model

```

```

and bv :: 'a AppBehaviors
and cm :: ('u, 'a) Communication
and sc :: SystemSchedule

where

initialize: [| isInitializing s; systemExec s = Initialize (c#cs);
               stepInit (bv $ c) (systemThread s $ c) t |] ==>
initStepSys md bv cm sc s (s | systemThread := (systemThread s)(c→t), systemExec := Initialize cs |)

| switch: [| isInitializing s; systemExec s = Initialize []; c ∈ scheduleFirst sc |]
  ==> initStepSys md bv cm sc s (s | systemExec := Compute c |)

inductive computeStepSys for md :: Model
  and bv :: 'a AppBehaviors
  and cm :: ('u, 'a) Communication
  and sc :: SystemSchedule

  where

  push: [| isComputing s; systemThread s c = Some t;
           (sb, it) ∈ comPush cm (systemComms s) (info t) (modelConns md) |]
  ==> computeStepSys md bv cm sc s (s |
    systemThread := (systemThread s)(c→(t | info := it |)),
    systemComms := sb |)

  | pull: [| isComputing s; systemThread s c = Some t;
            (sb, it) ∈ comPull cm (systemComms s) (infi t) (modelConns md) |]
  ==> computeStepSys md bv cm sc s (s |
    systemThread := (systemThread s)(c→(t | infi := it |)),
    systemComms := sb |)

  | execute: [| isComputing s;
                systemExec s = Compute c;
                c' ∈ scheduleComp sc $ c;
                stepThread md c (bv $ c) (systemState s $ c, a) (systemThread s $ c) t |]
  ==> computeStepSys md bv cm sc s (s |
    systemThread := (systemThread s)(c→t),
    systemState := (systemState s)(c→a),
    systemExec := Compute c' |)

lemma compute-not-initialize:
assumes comp: computeStepSys md bv cm sc s s'
shows ¬isInitializing s
using assms computeStepSys.cases init-not-compute by blast

lemma initialize-not-compute:
assumes init: initStepSys md bv cm sc s s'
shows ¬isComputing s

```

**using** *assms* *initStepSys.simps* *init-not-compute* **by** *blast*

**definition** *stepSys* **where**

*stepSys* *md bv cm sc s s'*  $\equiv$  *initStepSys* *md bv cm sc s s'  $\vee$  computeStepSys* *md bv cm sc s s'*

**lemma** *stepSys-init*: *initStepSys* *md bv cm sc s s'  $\implies$  stepSys* *md bv cm sc s s'* **by** (*simp* *add*: *stepSys-def*)

**lemma** *stepSys-init-rtrancp*: (*initStepSys* *md bv cm sc*)\*\* *s s'  $\implies$  (stepSys* *md bv cm sc*)\*\* *s s'*

**by** (*metis* *mono-rtrancp* *stepSys-init*)

**lemma** *stepSys-compute*: *computeStepSys* *md bv cm sc s s'  $\implies$  stepSys* *md bv cm sc s s'* **by** (*simp* *add*: *stepSys-def*)

**lemma** *stepSys-compute-rtrancp*: (*computeStepSys* *md bv cm sc*)\*\* *s s'  $\implies$  (stepSys* *md bv cm sc*)\*\* *s s'*

**by** (*metis* *mono-rtrancp* *stepSys-compute*)

**lemma** *stepSys-initializing*:

**assumes** *init*: *isInitializing* *s*

**shows** *stepSys* *md bv cm sc s s' = initStepSys* *md bv cm sc s s'*

**unfolding** *stepSys-def*

**using** *compute-not-initialize* *init* **by** *blast*

**lemma** *stepSys-initializing-back*:

**assumes** *init*: *isInitializing* *s'*

**and** *step*: *stepSys* *md bv cm sc s s'*

**shows** *isInitializing* *s*

**proof** —

**have** *computeStepSys* *md bv cm sc s s'  $\implies \neg$ isInitializing* *s'*

**proof** (*induction* *rule*: *computeStepSys.induct*)

**case** (*push* *c t sb it*)

**then show** ?*case* **apply** *simp* **by** *fastforce*

**next**

**case** (*pull* *c t sb it*)

**then show** ?*case* **apply** *simp* **by** *fastforce*

**next**

**case** (*execute* *c c' a t*)

**then show** ?*case* **by** *simp*

**qed**

**hence**  $\neg$ *computeStepSys* *md bv cm sc s s' using* *init* **by** *blast*

**hence** *h2*: *initStepSys* *md bv cm sc s s' using* *step* **unfolding** *stepSys-def* **by** *blast*

**thus** ?*thesis* **using** *initStepSys.simps* **by** *blast*

**qed**

**lemma** *stepSysInit-ruleinv*:

**assumes** *init*: *isInitializing* *s*

**and** *exec*: *systemExec* *s = Initialize* (*x # xs*)

**and** *step*: *stepSys* *md bv cm sc s s'*

**shows** *stepInit* (*bv \$ x*) (*systemThread* *s \$ x*) (*systemThread* *s' \$ x*)

**proof** —

— First show that *initStepSys* rule must have been applied, because the *Initialize* schedule is not empty.

from *assms* have  $h1: \text{initStepSys } md \ bv \ cm \ sc \ s \ s' \text{ using } \text{stepSys-initializing by blast}$   
 — Then the result follows by rule cases.  
 from *init exec h1* show *?thesis* using *initStepSys.cases by fastforce*  
 qed

lemma *stepSysInit-redsch-ruleinv*:

assumes *init: isInitializing s*  
 and *exec: systemExec s = Initialize (x # xs)*  
 and *step: stepSys md bv cm sc s s'*  
 shows *systemExec s' = Initialize xs*

proof —

— The *initStepSys* rule must have been applied, because the *Initialize* schedule is not empty.

from *assms* have  $h1: \text{initStepSys } md \ bv \ cm \ sc \ s \ s' \text{ using } \text{stepSys-initializing by blast}$

— Then the result follows by rule cases.

from *init exec h1* show *?thesis* using *initStepSys.cases by fastforce*

qed

lemma *stepSysInit-initInv-ruleinv*:

assumes *init: isInitializing s*  
 and *exec: systemExec s = Initialize (x # xs)*  
 and *step: stepSys md bv cm sc s s'*  
 shows *isInitializing s'*

proof —

— The *initStepSys* rule must have been applied, because the *Initialize* schedule is not empty.

from *assms* have  $h1: \text{initStepSys } md \ bv \ cm \ sc \ s \ s' \text{ using } \text{stepSys-initializing by blast}$

— Then the result follows by rule cases.

from *init exec h1* show *?thesis* using *initStepSys.cases by fastforce*

qed

lemma *stepSysInit-sc-rev-ruleinv*:

assumes *step: stepSys md bv cm sc s s'*  
 and *exec: systemExec s' = Initialize xs*  
 shows  $\exists x. \text{systemExec } s = \text{Initialize } (x \# xs)$

proof —

— Since  $s'$  is initializing, and we took a step, then  $s$  is initializing.

from *assms* have  $h1: \text{isInitializing } s \text{ using } \text{stepSys-initializing-back init-init by blast}$

— We must have taken an init step from  $s$  to  $s'$ .

from *assms h1* have  $h2: \text{stepSys } md \ bv \ cm \ sc \ s \ s' = \text{initStepSys } md \ bv \ cm \ sc \ s \ s' \text{ using } \text{stepSys-initializing by blast}$

from *h2* have  $h3: \text{initStepSys } md \ bv \ cm \ sc \ s \ s' \text{ using } \text{step unfolding stepSys-def by simp}$

— ..and then the result follows by cases.

from *h1 h3 exec* show *?thesis* using *initStepSys.cases by fastforce*

qed

definition *stepsSys* where  $\text{stepsSys } md \ bv \ cm \ sc = (\text{stepSys } md \ bv \ cm \ sc)^{**}$

definition *initStepsSys* where  $\text{initStepsSys } md \ bv \ cm \ sc = (\text{initStepSys } md \ bv \ cm \ sc)^{**}$

definition *computeStepsSys* where  $\text{computeStepsSys } md \ bv \ cm \ sc = (\text{computeStepSys } md \ bv \ cm \ sc)^{**}$



**definition** *reachSys* **where** *reachSys md bv cm sc y*  $\equiv$   
 $\exists x. \textit{initSys md sc x} \wedge \textit{stepsSys md bv cm sc x y}$

**end**

## Chapter 6

# Verification Framework

### 6.1 Deductive Schemas

Definitions in this section set up schema for reasoning about system execution properties. One role of the schema is to state how component-level properties to support system-level properties.

```
theory Properties
  imports Behavior
begin
```

#### 6.1.1 Initialization Phase

The following definition introduces a notion of a *thread initialization property* for thread application logic (which abstracts thread entry point code). The property  $P$  holds for a thread's application logic if it holds for all output variable states  $vs'$  and output port states  $ps'$  that satisfy the thread's Initialize entry point behavior (*appInit*).

```
definition appInitProp :: 'a AppBehavior  $\Rightarrow$  ('a PortState * 'a VarState  $\Rightarrow$  bool)  $\Rightarrow$  bool
  where appInitProp a P  $\equiv \forall ao\ two. appInit\ a\ ao\ two \longrightarrow P\ (ao, two)$ 
```

We introduce the notion a *system initialization property*. Currently, the only system features that can be “observed” by a system property are the variable states and application port states of a thread. A system initialization property makes observations about the results of “executing” the Initialization entry points of each thread (which only constrain variable states and output application port states. Therefore, the system initialization property is intuitively a family of properties indexed by component identifier  $c$  where each member of the family observes the variables states and output application port states for a given component/thread  $c$ .

The following definition states that a system initialization property  $P$  holds for the app model  $am$  portion of a system when, for all threads (identifiers)  $c$ , if a thread can undergo an initialize step from thread state  $t$  to thread state  $t'$ , then the  $c$ -relevant portion of the property holds for the variable state  $tvar$  and output application port state *appo* elements of thread state  $t'$ .

```
definition sysInitProp :: Model  $\Rightarrow$  'a AppBehaviors  $\Rightarrow$  (CompId  $\Rightarrow$  ('a PortState * 'a VarState  $\Rightarrow$  bool))  $\Rightarrow$  bool
```

**where**  $\text{sysInitProp } md \text{ bv } P \equiv$   
 $\forall c \in \text{modelCIDs } md. \forall (t::'a \text{ ThreadState}) t'. \text{stepInit } (bv \$ c) t t' \longrightarrow P c (\text{appo } t', \text{tvar } t')$

Now, we set up a verification condition  $\text{sysInitVC}$  for a system initialization property  $P$ . We intend to show that, to verify a system initialization property  $P$  (i.e., to show that  $P$  holds for an app model  $am$ , it is sufficient to show that for every thread component  $c$  in the model, the  $c$ -relevant portion of  $P$  is an thread initialization property ( $\text{appInitProp}$ ) for  $c$  (i.e., for  $c$ 's application logic).

**definition**  $\text{sysInitVC} :: \text{Model} \Rightarrow 'a \text{ AppBehaviors} \Rightarrow (\text{CompId} \Rightarrow ('a \text{ PortState} * 'a \text{ VarState} \Rightarrow \text{bool})) \Rightarrow \text{prop}$

**where**  $\text{sysInitVC } md \text{ bv } P \equiv$   
 $(\bigwedge c. c \in \text{modelCIDs } md \implies \text{appInitProp } (bv \$ c) (P c))$

The following lemma establishes that  $\text{sysInitVC}$  is a sound verification condition for system initialization property  $P$ : for a well-formed app model  $am$ , if  $\text{sysInitVC}$  holds, then  $\text{sysInitProp}$  holds.

**lemma**  $\text{initSysFromApps}$ :

**assumes**  $\text{wf-bm}: \text{wf-Model } (md::\text{Model})$   
**and**  $\text{wf-bm}: \text{wf-AppBehaviors } md \text{ (bv::'a AppBehaviors)}$   
**and**  $\text{vc}: \bigwedge c. c \in \text{modelCIDs } md \implies \text{appInitProp } (bv \$ c) (P c)$   
**shows**  $\text{sysInitProp } md \text{ bv } P$

**proof** (*simp only: sysInitProp-def; clarify*)

**fix**  $c$   
**fix**  $t t'::'a \text{ ThreadState}$   
**assume**  $a1: c \in \text{modelCIDs } md$   
**and**  $a2: \text{stepInit } (bv \$ c) t t'$   
**thus**  $P c (\text{appo } t', \text{tvar } t')$   
**proof** –  
**have**  $\text{appInit } (bv \$ c) (\text{appo } t') (\text{tvar } t')$   
**using**  $a2 \text{ stepInit-ruleinv[of } (bv \$ c) t t'] \text{ by blast}$   
**thus**  $?thesis$   
**using**  $a1 \text{ appInitProp-def } vc \text{ by blast}$

**qed**

**qed**

The following definition will interpret a system initialization property  $P$  in the context of a specific system state  $s$ .

**definition**  $\text{sysStateProp} :: \text{Model} \Rightarrow$   
 $(\text{CompId} \Rightarrow ('a \text{ PortState} * 'a \text{ VarState} \Rightarrow \text{bool})) \Rightarrow$   
 $('u, 'a) \text{ SystemState} \Rightarrow \text{bool}$   
**where**  $\text{sysStateProp } md \text{ P } s \equiv$   
 $\forall c \in \text{modelCIDs } md. P c (\text{appo } (\text{systemThread } s \$ c), \text{tvar } (\text{systemThread } s \$ c))$

The following definition forms the set of all possible Initialization Entrypoint outputs of thread component  $c$ , where outputs are pairs of var states ( $\text{tvar}$ )  $v$  and application output port states ( $\text{appo}$ )  $ao$ .

**definition**  $\text{systemAppInit} :: 'a \text{ AppBehaviors} \Rightarrow \text{CompId} \Rightarrow ('a \text{ PortState} \times 'a \text{ VarState}) \text{ set}$   
**where**  $\text{systemAppInit } bv \text{ c} = \{ (ao, tvo) \mid ao \text{ tvo. } \text{appInit } (bv \$ c) ao tvo \}$

The following definition projects a state to a tuple consisting of thread app output port states ( $\text{appo}$ ) and thread variable states ( $\text{tvar}$ ) – the two thread state elements affected by thread initialisation.

**definition**  $\text{appovar} :: ('u, 'a) \text{SystemState} \Rightarrow \text{CompId} \Rightarrow ('a \text{PortState} \times 'a \text{VarState}) \text{option}$   
**where**  $\text{appovar } x \ c =$   
 (if  $c \in \text{dom } (\text{systemThread } x)$   
 then  $\text{Some } (\text{appo } (\text{systemThread } x \ \$ \ c), \text{tvar } (\text{systemThread } x \ \$ \ c))$   
 else  $\text{None}$ )

**lemma**  $\text{appovar-te}$ :

**assumes**  $c \in \text{dom}(\text{systemThread } x)$

**shows**  $\text{appovar } (x \setminus \text{systemThread} :=$

$(\text{systemThread } x)(c \mapsto (\text{systemThread } x \ \$ \ c)(\text{appo} := \text{ao}, \text{tvar} := \text{tvo})), \text{systemExec} := e)) \ c =$   
 $\text{Some } (\text{ao}, \text{tvo})$

**proof** –

**have**  $h1$ :  $\text{tvar}((\text{systemThread } x)(c \mapsto (\text{systemThread } x \ \$ \ c)(\text{appo} := \text{ao}, \text{tvar} := \text{tvo}))) \ \$ \ c = \text{tvo}$   
**by**  $\text{simp}$

**have**  $h2$ :  $\text{appo}((\text{systemThread } x)(c \mapsto (\text{systemThread } x \ \$ \ c)(\text{appo} := \text{ao}, \text{tvar} := \text{tvo}))) \ \$ \ c = \text{ao}$   
**by**  $\text{simp}$

**show**  $?thesis$  **unfolding**  $\text{appovar-def}$  **by**  $\text{simp}$

**qed**

**lemma**  $\text{sysInit-bw}$ :

**shows**  $\llbracket \text{stepSys } md \ bv \ \text{com } sc \ x \ y; \text{systemExec } y = \text{Initialize } cs \rrbracket \implies \text{systemExec } x \neq \text{Initialize } []$

**using**  $\text{stepSysInit-sc-rev-ruleinv}$  **by**  $\text{fastforce}$

**lemma**  $\text{sysInit-seq-bw-neq}$ :

$\llbracket (\text{stepSys } md \ bv \ \text{com } sc) ** \ x \ y; \ x \neq y; \text{systemExec } y = \text{Initialize } cs \rrbracket \implies \text{systemExec } x \neq \text{Initialize } []$

**proof** (induction arbitrary:  $cs$  rule:  $\text{rtranclp.induct}$ )

**case**  $(\text{rtrancl-refl } a)$

**then show**  $?case$  **by**  $\text{blast}$

**next**

**case**  $(\text{rtrancl-into-rtrancl } a \ b \ c)$

**have**  $h1$ :  $(\text{stepSys } md \ bv \ \text{com } sc) ** \ a \ b$  **using**  $\text{rtrancl-into-rtrancl.hyps}(1)$  **by**  $\text{blast}$

**have**  $h2$ :  $\text{stepSys } md \ bv \ \text{com } sc \ b \ c$  **using**  $\text{rtrancl-into-rtrancl.hyps}(2)$  **by**  $\text{blast}$

**have**  $h3$ :  $\bigwedge cs. a \neq b \implies \text{systemExec } b = \text{Initialize } cs \implies \text{systemExec } a \neq \text{Initialize } []$   
**using**  $\text{rtrancl-into-rtrancl.IH}$  **by**  $\text{blast}$

**have**  $h4$ :  $a \neq c$  **by**  $(\text{simp add: } \text{rtrancl-into-rtrancl.prem}(1))$

**have**  $h5$ :  $\text{systemExec } c = \text{Initialize } cs$  **using**  $\text{rtrancl-into-rtrancl.prem}(2)$  **by**  $\text{blast}$

**show**  $?case$

**proof** (cases  $a = b$ )

**case**  $\text{True}$

**then show**  $?thesis$

**using**  $\text{rtrancl-into-rtrancl.hyps}(2)$   $\text{rtrancl-into-rtrancl.prem}(2)$   $\text{sysInit-bw}$  **by**  $\text{blast}$

**next**

**case**  $\text{False}$

**then obtain**  $cs'$  **where**  $\text{systemExec } b = \text{Initialize } cs'$

**using**  $h2 \ h5$   $\text{stepSysInit-sc-rev-ruleinv}$  **by**  $\text{blast}$

**then show**  $?thesis$  **using**  $\text{False } h3$  **by**  $\text{blast}$

**qed**

**qed**

**lemma**  $\text{sysInit-seq-bw-supseq}$ :

```

 $\llbracket (\text{stepSys } md \text{ bv com } sc)^{**} x \ y; \text{systemExec } y = \text{Initialize } cs \rrbracket \implies (\exists as. \text{systemExec } x = \text{Initialize } (as @ cs))$ 
proof (induction arbitrary: cs rule: rtranclp.induct)
  case (rtrancl-refl a)
  then show ?case by simp
next
  case (rtrancl-into-rtrancl a b c)
  then show ?case
    by (metis append.assoc append-Cons append-Nil stepSysInit-sc-rev-ruleinv)
qed

```

**lemma** sysInit-none:

```

 $\llbracket \text{stepSys } md \text{ bv com } sc \ x \ y; \text{systemExec } y = \text{Initialize } cs; \text{systemExec } x = \text{Initialize } cs \rrbracket \implies x = y$ 
using stepSysInit-sc-rev-ruleinv by fastforce

```

**lemma** sysInit-seq-none:

```

 $\llbracket (\text{stepSys } md \text{ bv com } sc)^{**} x \ y; \text{systemExec } y = \text{Initialize } cs; \text{systemExec } x = \text{Initialize } cs \rrbracket \implies x = y$ 
proof (induction rule: rtranclp.induct)
  case (rtrancl-refl a)
  then show ?case by simp
next
  case (rtrancl-into-rtrancl a b c)
  obtain u where systemExec b = Initialize (u#cs)
    using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prem(1) stepSysInit-sc-rev-ruleinv by blast
  then show ?case
    using rtrancl-into-rtrancl.hyps(1) rtrancl-into-rtrancl.prem(2) sysInit-seq-bw-supseq by fastforce
qed

```

**lemma** sysInit-step-seq-set:

```

assumes step: stepSys md bv com sc x y
  and exec: systemExec x = Initialize (c # cs)
  shows appovar y ∈ { (appovar x)(c ↦ v) | v. v ∈ systemAppInit bv c }
proof –
  have stepSys md bv com sc x y = initStepSys md bv com sc x y
    using stepSys-initializing exec init-init by blast
  hence initStepSys md bv com sc x y using step by force
  thus ?thesis using exec
proof (induction rule: initStepSys.induct)
  case (initialize s c cs t)
  obtain ps vs where h2: appovar (s(| systemThread := (systemThread s)(c ↦ t),
    systemExec := Initialize cs)) c = Some (ps, vs)
    using appovar-def domI fun-upd-same
    by (metis SystemState.SystemState.simps(1) SystemState.SystemState.simps(9)
      SystemState.SystemState.surjective SystemState.SystemState.update-convs(1))
  hence h3: (ps, vs) ∈ systemAppInit bv c unfolding systemAppInit-def appovar-def apply clarify
    using initialize.hyps(3) stepInit-ruleinv by fastforce
  have h4: appovar (s(| systemThread := (systemThread s)(c ↦ t),
    systemExec := Initialize cs)) = (appovar s)(c ↦ (ps, vs))
proof
  fix z
  show appovar (s(| systemThread := (systemThread s)(c ↦ t), systemExec := Initialize cs)) z =

```

```

      ((appovar s)(c ↦ (ps, vs))) z
proof (cases z = c)
  case True
    then show ?thesis
      by (simp add: h2)
  next
    case False
    then show ?thesis by (simp add: appovar-def)
  qed
qed
then show ?case using exec h3 using initialize.hyps(2) initialize.prem by auto
next
  case (switch c)
  then show ?case by fastforce
qed
qed

lemma sysInit-step-seq:
  assumes step: stepSys md bv com sc x y
    and exec: systemExec x = Initialize (c # cs)
  shows appovar y ∈ map-Upd-seq (systemAppInit bv) {appovar x} [c]
proof -
  have stepSys md bv com sc x y = initStepSys md bv com sc x y
    using step stepSys-initializing exec init-init by blast
  hence h0: initStepSys md bv com sc x y using step by force
  thus ?thesis using exec
proof (induction rule: initStepSys.induct)
  case (initialize s a as t)
    have h1: a = c using initialize.hyps(2) initialize.prem(1) by fastforce
    have h2: as = cs using initialize.hyps(2) initialize.prem(1) by fastforce
    have h3: map-Upd-seq (systemAppInit bv) {appovar s} [c] = { (appovar s)(c ↦ v) | v. v ∈ systemAppInit bv
c }
      by simp
    show ?case
      using step exec h0 sysInit-step-seq-set[of md bv com sc s y c cs]
        initStepSys.initialize[of s c cs bv t] initialize.hyps(1) initialize.hyps(3)
      apply (simp add: h1 h2 h3)
      using stepSys-initializing sysInit-step-seq-set
        by (smt (verit, best) ⟨ $\bigwedge$  sc cm.  $\llbracket$ isInitializing s; systemExec s = Initialize (c # cs); stepInit (bv $ c)
(systemThread s $ c) t $\rrbracket \implies$  initStepSys md bv cm sc s (s(systemThread := (systemThread s) (c ↦ t), systemExec
:= Initialize cs)) $\rangle$  h1 h2 initialize.hyps(1) initialize.hyps(2) initialize.hyps(3) mem-Collect-eq old.prod.exhaust)
      next
        case (switch c)
        show ?case using exec switch.hyps(2) by (simp add: switch.prem)
      qed
    qed
  qed

```

Lemma sysInit\_seq is used to prove lemma sysInit\_init\_seq by induction.

**lemma** sysInit-seq:

$\llbracket$  stepsSys md bv com sc x y;

```

    systemExec x = Initialize xs; systemExec y = Initialize [] ==>
    appovar y ∈ map-Upd-seq (systemAppInit bv) {appovar x} xs
proof (induction xs arbitrary: x)
  case Nil
  then show ?case unfolding appovar-def stepsSys-def using sysInit-seq-none by fastforce
next
  case (Cons a xs)
  have h1: isInitializing x by (simp add: Cons.premis(2))
  obtain z where z1: stepSys md bv com sc x z
    and z2: stepsSys md bv com sc z y
  using Cons.premis unfolding stepsSys-def
  by (metis Exec.inject(1) converse-rtranclpE list.distinct(1))
  have z3: systemExec z = Initialize (xs) using z1 h1 Cons.premis(2) stepSysInit-redsch-ruleinv by blast
  have z4: appovar z ∈ map-Upd-seq (systemAppInit bv) {appovar x} [a]
    using sysInit-step-seq Cons.premis(3) z1 Cons.premis(2) by blast
  show ?case using Cons.premis Cons.IH[of z] z1 z2 z3 z4
    by (metis (no-types, opaque-lifting) append-Cons append-Nil map-Upd-seq-comp-in)
qed

```

Lemma sysInit\_init\_seq shows that the system initialisations can also be expressed by means of the recursive function *map-Upd-seq*.

**lemma** sysInit-init-seq:

```

assumes steps: stepsSys md bv com sc x y
  and exec-x: systemExec x = Initialize (scheduleInit sc)
  and exec-y: systemExec y = Initialize []
shows appovar y ∈ map-Upd-seq (systemAppInit bv) {appovar x} (scheduleInit sc)
using asms by (simp add: sysInit-seq)

```

Lemma sysInit\_init\_merge shows that the order of initialisations does not matter.

**lemma** sysInit-init-merge:

```

assumes wf-bm: wf-Model md
  and wf-bv: wf-AppBehaviors md bv
  and wf-sch: wf-SystemSchedule md sc
  and steps: stepsSys md bv com sc x y
  and exec-x: systemExec x = Initialize (scheduleInit sc)
  and exec-y: systemExec y = Initialize []
shows appovar y ∈
  {appovar x} ** {⊕m set ms | ms. map-seq-in ms (map (maps-of (systemAppInit bv)) (scheduleInit sc))}
proof –
  have h0: isInitializing x by (simp add: exec-x)
  have h1: card (set (scheduleInit sc)) = length (scheduleInit sc)
    using wf-sch unfolding wf-SystemSchedule-def by simp
  have h2: ∀ c ∈ modelCIDs md. (∃ ws qs. appInit (bv $ c) ws qs)
    using wf-bm wf-bv unfolding wf-Model-def wf-AppBehaviors-def wf-AppBehavior-def wf-InitBehavior-Inhabited-def
    by blast
  hence h3: ∀ x ∈ set (scheduleInit sc). systemAppInit bv x ≠ {}
    using wf-sch unfolding wf-SystemSchedule-def systemAppInit-def by simp
  show ?thesis
    using exec-x exec-y h0 steps h1 h3

```

```

    sysInit-init-seq[of md bv com sc x y]
    map-Upd-Merge[of (scheduleInit sc) (systemAppInit bv) {appovar x}]
  by blast
qed

```

Lemma `sysInit_init_prop` describes that after initialisation in any well-formed order all initialisation properties hold, given that the verification properties `vc` hold. No assumption is made concerning the executed initialisations except that all of them must have been executed. This can also be seen as a consequence of lemma `sysInit_init_merge` above that shows that any order of initialisations can be replaced by the simultaneous execution of all initialisations.

The proof uses the following strategy. Given the sequence of app initialisations `scheduleInit sc`, executing them with `stepsSys ... y`, the property `sysStateProp ... P y`. In order to show this, we first show that the effect of `stepsSys ... y` can be simulated by `appovar y ∈ map-Upd-seq ...`. This is done by induction, replacing `scheduleInit sc` by a variable `xs`, in lemma `sysInit_seq`. The term `appovar y ∈ map-Upd-seq ...` can be shown to equal `appovar y ∈ {⊔m set ms | ms. map-seq-in ms ... (scheduleInit sc)}` using lemmas `map_Upd_Merge` and `map_seq_merge_eq`. This establishes that all initial states hold simultaneously. Quantifying over the components `c` and using `vc`, we prove `sysStateProp ... P y`.

**lemma** `sysInit-state-prop`:

```

  assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and wf-state: wf-SystemState md x
    and exec-x: systemExec x = Initialize (scheduleInit sc)
    and exec-y: systemExec y = Initialize []
    and steps: stepsSys md bv com sc x y
    and vc: ⋀c. c ∈ modelCIDs md ⟹ appInitProp (bv $ c) (P c)
  shows sysStateProp md P y
proof -
  have i0: isInitializing x by (simp add: exec-x)
  have h0: dom (appovar x) ⊆ modelCIDs md
    using wf-state unfolding appovar-def dom-def wf-SystemState-def by auto
  have h1: appovar y ∈ {appovar x} ** {⊔m set ms | ms. map-seq-in ms (map (maps-of (systemAppInit bv))
    (scheduleInit sc))}
    using exec-x exec-y i0 steps sysInit-init-merge wf-bm wf-bv wf-sch by blast
  have g0: ∀ m ∈ {⊔m set ms | ms. map-seq-in ms (map (maps-of (systemAppInit bv)) (scheduleInit sc))}. dom
    (appovar x) ⊆ dom m
    using h0 wf-sch unfolding wf-SystemSchedule-def
    by (smt (verit) CollectD map-seq-merge-eq modelCIDs.simps)
  have g1: appovar y ∈ {⊔m set ms | ms. map-seq-in ms (map (maps-of (systemAppInit bv)) (scheduleInit sc))}
    by (metis (no-types, lifting) g0 h1 map-Add-extend singleton-iff)
  hence h2: ⋀c. c ∈ modelCIDs md ⟹ appovar y $ c ∈ systemAppInit bv c
proof -
  fix c
  assume a1: c ∈ modelCIDs md
  have card (set (scheduleInit sc)) = length (scheduleInit sc)
    using wf-SystemSchedule-def wf-sch by presburger
  show appovar y $ c ∈ systemAppInit bv c
    using a1 g1 map-seq-merge-el wf-SystemSchedule-def wf-sch by fastforce

```



**qed**  
**hence**  $h3: \forall c \in \text{modelCIDs } md.$   
 $(\text{appo } (\text{systemThread } y \ \$ \ c), \text{ tvar } (\text{systemThread } y \ \$ \ c)) \in \text{systemAppInit } bv \ c$   
**using**  $g1 \text{ wf-sch } wf\text{-state}$  **unfolding**  $wf\text{-SystemSchedule-def}$   
**by**  $(\text{smt } (\text{verit}, \text{best}) \text{ CollectD domIff map-seq-merge-eq map-some-val-given modelCIDs.simps appovar-def})$   
**have**  $h4: \forall c \in \text{modelCIDs } md. P \ c \ (\text{appo } (\text{systemThread } y \ \$ \ c), \text{ tvar } (\text{systemThread } y \ \$ \ c))$   
**by**  $(\text{smt } (\text{verit}, \text{best}) \text{ appInitProp-def } h3 \text{ mem-Collect-eq systemAppInit-def } vc)$   
**thus**  $?thesis$  **using**  $\text{sysStateProp-def}$  **by**  $\text{blast}$   
**qed**

**definition**  $\text{sysAppInvProp} :: \text{CompIds}$   
 $\Rightarrow (\text{CompId} \Rightarrow ('a \text{ PortState} \times 'a \text{ VarState} \Rightarrow \text{bool}))$   
 $\Rightarrow (\text{CompId} \Rightarrow 'a \text{ VarState} \Rightarrow \text{bool})$   
 $\Rightarrow \text{bool}$   
**where**  $\text{sysAppInvProp } cids \ P \ I \equiv \forall c \in cids. \forall ao \ \text{two}. P \ c \ (ao, \text{two}) \longrightarrow I \ c \ \text{two}$

**definition**  $\text{appInvProp} ::$   
 $'a \text{ AppBehavior} \Rightarrow$   
 $('a \text{ VarState} \Rightarrow \text{bool}) \Rightarrow \text{— Invariant on variable states}$   
 $(('a \text{ PortState} \times 'a \text{ VarState}) \Rightarrow \text{bool}) \Rightarrow$   
 $\text{bool}$   
**where**  $\text{appInvProp } a \ I \ P \equiv$   
 $\forall ai \ tvi \ d \ ao \ \text{two}. (I \ tvi) \wedge ((\text{appCompute } a) \ ai \ tvi \ d \ ao \ \text{two}) \longrightarrow (I \ \text{two}) \wedge P \ (ao, \text{two})$

**definition**  $\text{sysInvProp} ::$   
 $\text{Model}$   
 $\Rightarrow 'a \text{ AppBehaviors}$   
 $\Rightarrow \text{ScheduleState} \times \text{ScheduleState}$   
 $\Rightarrow (\text{CompId} \Rightarrow 'a \text{ VarState} \Rightarrow \text{bool})$   
 $\Rightarrow (\text{CompId} \Rightarrow 'a \text{ PortState} \times 'a \text{ VarState} \Rightarrow \text{bool})$   
 $\Rightarrow \text{bool}$   
**where**  $\text{sysInvProp } md \ bv \ sc \ I \ P \equiv$   
 $\forall c \in \text{modelCIDs } md.$   
 $\forall (t :: 'a \text{ ThreadState}) \ t'. I \ c \ (\text{tvar } t) \wedge$   
 $\text{stepThread } md \ c \ (bv \ \$ \ c) \ sc \ t \ t'$   
 $\longrightarrow I \ c \ (\text{tvar } t) \wedge P \ c \ (\text{appo } t, \text{tvar } t)$

**lemma**  $\llbracket (\text{stepSys } md \ bv \ cm \ sc)^{**} \ s \ s'; \text{isInitializing } s' \rrbracket \Longrightarrow (\text{initStepSys } md \ bv \ cm \ sc)^{**} \ s \ s'$

**proof** (induction rule:  $\text{rtranclp.induct}$ )

**case**  $(\text{rtrancl-refl } a)$

**then show**  $?case$  **by**  $\text{simp}$

**next**

**case**  $(\text{rtrancl-into-rtrancl } a \ b \ c)$

**have**  $h: \text{isInitializing } b$

**using**  $\text{rtrancl-into-rtrancl.hypos(2)}$   $\text{rtrancl-into-rtrancl.premis}$   $\text{stepSys-initializing-back}$  **by**  $\text{blast}$

**hence**  $(\text{initStepSys } md \ bv \ cm \ sc)^{**} \ a \ b$  **using**  $\text{rtrancl-into-rtrancl.IH}$  **by**  $\text{blast}$

**then show**  $?case$  **by**  $(\text{meson } h \ \text{rtrancl-into-rtrancl.hypos(2)} \ \text{rtranclp.simps } \text{stepSys-initializing})$

qed

**lemma**  $\llbracket (\text{stepSys } md \text{ bv } cm \text{ sc})^{**} s \text{ s'}; \text{isComputing } s \rrbracket \implies (\text{computeStepSys } md \text{ bv } cm \text{ sc})^{**} s \text{ s'}$

**proof** (induction rule: rtranclp.induct)

case (rtrancl-refl a)

then show ?case by blast

next

case (rtrancl-into-rtrancl a b c)

have h:  $(\text{computeStepSys } md \text{ bv } cm \text{ sc})^{**} a \text{ b}$

using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.premis by blast

have isComputing b

using rtrancl-into-rtrancl.hyps(1) rtrancl-into-rtrancl.premis

apply simp by (metis Exec.distinct(1) Exec.exhaust sysInit-seq-bw-supseq)

then show ?case using initialize-not-compute

by (meson h rtrancl-into-rtrancl.hyps(2) rtranclp.rtrancl-into-rtrancl stepSys-def)

qed

**lemma** *stepSysDcmpL*:  $(\text{stepSys } md \text{ bv } cm \text{ sc})^{**} s \text{ s'} \implies ((\text{initStepSys } md \text{ bv } cm \text{ sc})^{**} OO (\text{computeStepSys } md \text{ bv } cm \text{ sc})^{**}) s \text{ s'}$

**proof** (induction rule: rtranclp.induct)

case (rtrancl-refl a)

then show ?case by blast

next

case (rtrancl-into-rtrancl a b c)

obtain x where  $x1: (\text{initStepSys } md \text{ bv } cm \text{ sc})^{**} a \text{ x}$  and  $x2: (\text{computeStepSys } md \text{ bv } cm \text{ sc})^{**} x \text{ b}$

using rtrancl-into-rtrancl.IH by blast

then show ?case

**proof** (cases  $x = b$ )

case True

then show ?thesis by (metis relcomppI rtrancl-into-rtrancl.hyps(2) rtranclp.simps stepSys-def x1)

next

case False

have isComputing x using False compute-not-initialize

by (metis Exec.exhaust converse-rtranclpE init-init isComputing.elims(3) x2)

hence  $\text{computeStepSys } md \text{ bv } cm \text{ sc } b \text{ c}$

using stepSys-def stepSys-initializing-back x2 compute-not-initialize initialize-not-compute

by (metis Exec.exhaust isComputing.simps isInitializing.elims(3) rtrancl-into-rtrancl.hyps(2) rtranclp.cases)

then show ?thesis using x1 x2 by auto

qed

qed

**lemma** *stepSysDcmpR*:

assumes  $((\text{initStepSys } md \text{ bv } cm \text{ sc})^{**} OO (\text{computeStepSys } md \text{ bv } cm \text{ sc})^{**}) s \text{ s'}$

shows  $(\text{stepSys } md \text{ bv } cm \text{ sc})^{**} s \text{ s'}$

**proof** –

have  $((\text{stepSys } md \text{ bv } cm \text{ sc})^{**} OO (\text{stepSys } md \text{ bv } cm \text{ sc})^{**}) s \text{ s'}$

using stepSys-init-rtranclp stepSys-compute-rtranclp using assms by blast

thus ?thesis by force

qed

**lemma** *stepSysDcmp*:  $(\text{stepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} = (\text{initStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} \text{ } OO \text{ } (\text{computeStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**}$

**proof** –

**have**  $\bigwedge s \text{ } s'. (\text{stepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} s \text{ } s' = ((\text{initStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} \text{ } OO \text{ } (\text{computeStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**}) s \text{ } s'$

**using** *stepSysDcmpL stepSysDcmpR* **by** *metis*

**thus** *?thesis* **by** *presburger*

**qed**

**lemma** *stepsSysDcmp*:  $\text{stepsSys } md \text{ } bv \text{ } cm \text{ } sc \text{ } x \text{ } z = (\exists y. \text{initStepsSys } md \text{ } bv \text{ } cm \text{ } sc \text{ } x \text{ } y \wedge \text{computeStepsSys } md \text{ } bv \text{ } cm \text{ } sc \text{ } y \text{ } z)$

**by** (*simp add: computeStepsSys-def initStepsSys-def relcompp-apply stepSysDcmp stepsSys-def*)

**lemma** *sysBehaviorDcmp*:

**assumes** *wf-bm*: *wf-Model* *md*

**and** *wf-bv*: *wf-AppBehaviors* *md* *bv*

**and** *wf-sch*: *wf-SystemSchedule* *md* *sc*

**and** *init*: *initSys* *md* *sc* *x*

**and** *steps*: *stepsSys* *md* *bv* *cm* *sc* *x* *z*

**and** *comp*: *isComputing* *z*

**and** *vc*:  $\bigwedge c. c \in \text{modelCIDs } md \implies \text{appInitProp } (bv \text{ } \$ \text{ } c) (P \text{ } c)$

**shows**  $\exists y. \text{initStepsSys } md \text{ } bv \text{ } cm \text{ } sc \text{ } x \text{ } y \wedge \text{sysStateProp } md \text{ } P \text{ } y \wedge \text{computeStepsSys } md \text{ } bv \text{ } cm \text{ } sc \text{ } y \text{ } z$

**proof** –

**obtain** *y* **where** *y1*:  $(\text{initStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} x \text{ } y$  **and** *y2*:  $(\text{computeStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} y \text{ } z$

**by** (*metis pick-middlep stepSysDcmpL steps stepsSys-def*)

**have** *h1*: *isInitializing* *x* **using** *init initSys-def* **by** *auto*

**have** *h2*: *isComputing* *y* **using** *y2 comp compute-compute compute-not-initialize*

**by** (*metis Exec.exhaust converse-rtranclpE isInitializing.simps*)

**have**  $x \neq y$  **using** *compute-not-init h1 h2* **by** *blast*

**then obtain** *y'* **where** *y3*:  $(\text{initStepSys } md \text{ } bv \text{ } cm \text{ } sc)^{**} x \text{ } y'$  **and** *y4*: *initStepSys* *md* *bv* *cm* *sc* *y'* *y*

**by** (*metis rtranclp.cases y1*)

**have** *h3*: *systemExec* *y'* = *Initialize* []

**by** (*meson compute-not-init h2 initStepSys.cases stepSysInit-initInv-ruleinv stepSys-init y4*)

**have** *h4*: *systemExec* *x* = *Initialize* (*scheduleInit* *sc*) **using** *init initSys-def* **by** *blast*

**have** *h5*: *wf-SystemState* *md* *x* **using** *init initSys-def* **by** *blast*

**have** *sysStateProp* *md* *P* *y'*

**using** *sysInit-state-prop[of md bv sc x y' cm P]* **using** *wf-bm wf-bv wf-sch* **using** *h3 h4 vc y3 h5*

**by** (*metis stepSys-init-rtranclp stepsSys-def*)

**hence** *sysStateProp* *md* *P* *y*

**using** *y4 h2 stepSys-init[of md bv cm sc y' y]* **unfolding** *sysStateProp-def* **apply** *clarify*

**using** *initStepSys.simps stepSysInit-initInv-ruleinv* **by** *fastforce*

**then show** *?thesis* **by** (*metis computeStepsSys-def initStepsSys-def y1 y2*)

**qed**

**lemma** *sys-init-wf-ThreadState*:

**assumes** *wf-bm*: *wf-Model* *md*

**and** *wf-bv*: *wf-AppBehaviors* *md* *bv*

**and** *wf-sch*: *wf-SystemSchedule* *md* *sc*

**and** *init*: *initSys* *md* *sc* *x*

**shows** *wf-SystemState* *md* *x*

```

using init initSys-def by blast

lemma sys-initState-wf-ThreadState:
  assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and wf-x: wf-SystemState md x
    and init: isInitializing x
    and steps: initStepsSys md bv cm sc x y
  shows wf-SystemState md y
  using steps init wf-x unfolding initStepsSys-def
proof (induction rule: rtranclp.induct)
  case (rtrancl-refl x)
  then show ?case by blast
next
  case (rtrancl-into-rtrancl x y z)
  show ?case using rtrancl-into-rtrancl.hyps(2)
proof cases
  case (initialize c cs t)
  have a1: dom (systemThread y)  $\subseteq$  modelCIDs md
    using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prem1 wf-SystemState-def by blast
  have a2: wf-SystemState-ThreadStates md y
    using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prem1 wf-SystemState-def by blast
  have a3: wf-SystemState-ThreadStates-dom md y
    using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prem1 wf-SystemState-def by blast
  have a4: wf-ThreadState md c (systemThread y $ c)
    using wf-bv unfolding wf-AppBehaviors-def wf-AppBehavior-def
    using a2 a3 unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
    by simp
  have a5: wf-AppBehavior md c (bv $ c) using wf-AppBehaviors-def wf-bv by blast
  have a6: wf-ThreadState md c t using local.initialize(4)
  proof cases
    case (initialize ao tvo)
    have b1: wf-ThreadState-info md c (info t)
      using a4 local.initialize(1) wf-ThreadState-def by auto
    have b2: wf-ThreadState-appi md c (appi t)
      using a4 local.initialize(1) wf-ThreadState-def by auto
    have b3: wf-ThreadState-appo md c (appo t)
      using a5 local.initialize unfolding wf-AppBehavior-def wf-InitBehavior-def
      using stepInit.simp stepInit-ruleinv by blast
    have b4: wf-ThreadState-info md c (info t)
      using a4 local.initialize(1) wf-ThreadState-def by auto
    have b5: wf-ThreadState-tvar md c (tvar t)
      using a5 local.initialize unfolding wf-AppBehavior-def wf-InitBehavior-def
      by simp
    have b6: wf-ThreadState-disp md c (disp t)
      using a4 local.initialize(1) wf-ThreadState-def by auto
    show ?thesis using b1 b2 b3 b4 b5 b6 unfolding wf-ThreadState-def by blast
  qed
  have a7: wf-ThreadState md c ((systemThread y)(c  $\mapsto$  t) $ c) by (simp add: a6)

```

```

have a8: wf-SystemState-ThreadStates md z
  unfolding a2 a7 local.initialize(1) unfolding wf-SystemState-ThreadStates-def
  apply simp by (metis a2 a6 map-get-def wf-SystemState-ThreadStates-def)
have a9: wf-SystemState-ThreadStates-dom md z
  using a3 wf-bv local.initialize(1)
  unfolding wf-AppBehavior-def wf-AppBehaviors-def wf-SystemState-ThreadStates-dom-def
  apply simp by blast
then show ?thesis
  by (simp add: a8 wf-SystemState-ThreadStates-dom-def wf-SystemState-def)
next
case (switch c)
then show ?thesis
  using local.rtrancl-into-rtrancl(3) local.rtrancl-into-rtrancl(4) local.rtrancl-into-rtrancl(5)
  unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def wf-SystemState-def
  by simp
qed
qed

lemma sys-initSteps-wf-ThreadState:
  assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and init: initSys md sc x
    and steps: initStepsSys md bv cm sc x y
  shows wf-SystemState md y
  using assms sys-initState-wf-ThreadState initSys-def init-init by blast

lemma sys-computeSteps-wf-ThreadState:
  assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and wf-cm: wf-Communication md cm
    and wf-x: wf-SystemState md x
    and comp: isComputing x
    and steps: computeStepsSys md bv cm sc x y
  shows wf-SystemState md y
proof –
  have f: finite (dom (modelPortDescrs md))
    using wf-bm unfolding wf-Model-Finite-def wf-Model-def by blast
  show ?thesis using steps comp wf-x unfolding computeStepsSys-def
proof (induction rule: rtranclp.induct)
  case (rtrancl-refl x)
  then show ?case by blast
next
  case (rtrancl-into-rtrancl x y z)
  have a1: dom (systemThread y)  $\subseteq$  modelCIDs md
    using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.premis wf-SystemState-def by blast
  have a2: wf-SystemState-ThreadStates md y
    using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.premis wf-SystemState-def by blast
  have a3: wf-SystemState-ThreadStates-dom md y

```

```

using rtrancI-into-rtrancI.IH rtrancI-into-rtrancI.premS wf-SystemState-def by blast
show ?case using rtrancI-into-rtrancI.hyps(2)
proof cases
  case (push c t sb it)
  have a4: wf-ThreadState md c (systemThread y $ c)
    using a2 local.push(3) domI unfolding wf-SystemState-ThreadStates-def by (meson domI)
  have wf-ThreadState-info md c (info t)
    using a4 local.push(3) wf-ThreadState-def by auto
  hence a5: wf-ThreadState-info md c it using wf-cm unfolding wf-Communication-def
    using local.push(4) wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
    apply simp by fastforce
  have a6: wf-ThreadState md c (t\info := it\))
    using a4 a5 local.push(3) unfolding wf-ThreadState-def by fastforce
  have a7: dom (systemThread z)  $\subseteq$  modelCIDs md
    using wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
  have a8: wf-SystemState-ThreadStates md z
    using a2 a3 a6 a7
    unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
    by (simp add: local.push(1))
  have a9: wf-SystemState-ThreadStates-dom md z
    using a3 local.push(1) local.push(3) unfolding wf-SystemState-ThreadStates-dom-def
    by auto
  then show ?thesis unfolding wf-SystemState-def using a7 a8 by auto
next
  case (pull c t sb it)
  have a4: wf-ThreadState md c (systemThread y $ c)
    using a2 local.pull(3) domI unfolding wf-SystemState-ThreadStates-def by (meson domI)
  have wf-ThreadState-infi md c (infi t)
    using a4 local.pull(3) wf-ThreadState-def by auto
  hence a5: wf-ThreadState-infi md c it using wf-cm unfolding wf-Communication-def
    using local.pull(4) wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
    apply simp by fastforce
  have a6: wf-ThreadState md c (t\infi := it\))
    using a4 a5 local.pull(3) unfolding wf-ThreadState-def by fastforce
  have a7: dom (systemThread z)  $\subseteq$  modelCIDs md
    using wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
  have a8: wf-SystemState-ThreadStates md z
    using a2 a3 a6 a7
    unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
    by (simp add: local.pull(1))
  have a9: wf-SystemState-ThreadStates-dom md z
    using a3 local.pull(1) local.pull(3) unfolding wf-SystemState-ThreadStates-dom-def
    by auto
  then show ?thesis using a7 a8 wf-SystemState-def by blast
next
  case (execute c c' a t)
  have a4: wf-ThreadState md c (systemThread y $ c)
    using a2 a3 wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
    wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
    by simp

```

```

have a5: wf-AppBehavior md c (bv $ c) using wf-AppBehaviors-def wf-bv by blast
have a6: wf-ThreadState md c t using local.execute(5)
proof cases
  case (dispatch dsp)
  have b1: wf-ThreadState md c ((systemThread y $ c)(\disp := dsp))
    using a4 a5 wf-computeDispatchStatus[of md c] wf-ThreadState-def wf-bm
    unfolding wf-AppBehavior-def using local.dispatch(2) by fastforce
  have b2: inModelCID md c using a5 unfolding wf-AppBehavior-def by simp
  have dispatchInputPorts dsp  $\subseteq$  inPortsOfCID md c
  proof (cases dsp)
    case NotEnabled
    then show ?thesis using local.dispatch(3) by blast
  next
    case (Periodic x2)
    then show ?thesis
      using b1 unfolding wf-ThreadState-def wf-ThreadState-disp-def by (simp add: subsetI)
  next
    case (Sporadic x3)
    then show ?thesis
      using b1 unfolding wf-ThreadState-def wf-ThreadState-disp-def
      apply (simp only: disp-elem.simps) by fastforce
  qed
  hence h1: dispatchInputPorts dsp  $\subseteq$  dom (modelPortDescrs md)
    using a5 wf-Model-def wf-bm
    unfolding wf-AppBehavior-def wf-Model-CompDescrsContainedPortIds-def
    apply (simp add: subset-iff) by blast
  hence b3: finite (dispatchInputPorts dsp) by (simp add: f finite-subset)
  have b4:  $\forall p \in \text{dispatchInputPorts dsp. inModelPID md p}$  using h1 by auto
  then show ?thesis
    using receiveInputs-wf-ThreadState b1 b2 b3 local.dispatch(4) wf-bm by blast
next
  case (compute ao two)
  have b1: wf-ThreadState-appi md c (appi (systemThread y $ c))
    using a4 wf-ThreadState-def by blast
  have b2: wf-ThreadState-appi md c
    (clearAll (dom (appi (systemThread y $ c))) (appi (systemThread y $ c)))
    using b1 wf-clearAll-appi by blast
  have b3: wf-ThreadState-appo md c ao
    using a5 local.compute(3)
    unfolding wf-AppBehavior-def wf-ComputeBehavior-def by blast
  have b4: wf-ThreadState-tvar md c two
    using a5 local.compute(3)
    unfolding wf-AppBehavior-def wf-ComputeBehavior-def by blast
  show ?thesis unfolding wf-ThreadState-def
    using a4 b2 b3 b4 local.compute(1) wf-ThreadState-def by auto
next
  case (complete appo' info')
  have b1: wf-ThreadState-appo md c (appo (systemThread y $ c))
    using a4 wf-ThreadState-def by blast
  have b2: wf-ThreadState-info md c (info (systemThread y $ c))

```

```

    using a4 wf-ThreadState-def by blast
  have b3: wf-ThreadState-appe md c appo'  $\wedge$  wf-ThreadState-info md c info'
    using b1 b2 local.complete(3) sendOutput-wf-PortStates by blast
  then show ?thesis unfolding wf-ThreadState-def
    using a4 local.complete(1) wf-ThreadState-def wf-ThreadState-disp-NotEnabled by auto
qed
have a7: dom (systemThread z)  $\subseteq$  modelCIDs md
  using wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
have a8: wf-SystemState-ThreadStates md z
  using a2 a3 a6 a7
  unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
  by (simp add: local.execute(1))
have a9: wf-SystemState-ThreadStates-dom md z
  using a3 a7 local.execute(1) unfolding wf-SystemState-ThreadStates-dom-def
  by auto
then show ?thesis using a7 a8 wf-SystemState-def by blast
qed
qed
qed

lemma sys-steps-wf-ThreadState:
  assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and wf-cm: wf-Communication md cm
    and reach: reachSys md bv cm sc z
  shows wf-SystemState md z
proof -
  obtain x where x1: initSys md sc x and x2: stepsSys md bv cm sc x z
    using reach unfolding reachSys-def by blast
  obtain y where y1: initStepsSys md bv cm sc x y and y2: computeStepsSys md bv cm sc y z
    using stepsSysDcmp x2 by blast
  have h1: wf-SystemState md y
    using sys-initSteps-wf-ThreadState wf-bm wf-bv wf-sch x1 y1 by blast
  show ?thesis
  proof (cases isComputing z)
    case True
    then show ?thesis
      by (metis Exec.exhaust computeStepsSys-def compute-not-initialize
        converse-rtranclpE h1 init-init isComputing.elims(3) sys-computeSteps-wf-ThreadState
        wf-bm wf-bv wf-cm wf-sch y2)
  next
    case False
    then show ?thesis
      by (metis Exec.exhaust computeStepsSys-def compute-compute compute-not-initialize
        converse-rtranclpE h1 isInitializing.simps sys-computeSteps-wf-ThreadState
        wf-bm wf-bv wf-cm wf-sch y2)
  qed
qed

```



**definition**  $appInitIncProp :: 'a \text{ AppBehavior} \Rightarrow ('a \text{ PortState} * 'a \text{ VarState} \Rightarrow \text{bool}) \Rightarrow ('a \text{ PortState} * 'a \text{ VarState} \Rightarrow \text{bool}) \Rightarrow \text{bool}$   
**where**  $appInitIncProp \ a \ P \ Q \equiv \forall \ ao \ two. \ appInit \ a \ ao \ two \wedge P \ (ao, \ two) \longrightarrow Q \ (ao, \ two)$

**definition**  $sysIncInvProp ::$

$Model$

$\Rightarrow 'a \text{ AppBehaviors}$

$\Rightarrow \text{ScheduleState} \times \text{ScheduleState}$

$\Rightarrow (\text{CompId} \Rightarrow 'a \text{ VarState} \Rightarrow \text{bool}) \Rightarrow (\text{CompId} \Rightarrow 'a \text{ VarState} \Rightarrow \text{bool})$

$\Rightarrow (\text{CompId} \Rightarrow 'a \text{ PortState} \times 'a \text{ VarState} \Rightarrow \text{bool})$

$\Rightarrow \text{bool}$

**where**  $sysIncInvProp \ md \ bv \ sc \ I \ J \ P \equiv$

$\forall \ c \in \ modelCIDs \ md.$

$\forall \ (t :: 'a \ \text{ThreadState}) \ t'. \ I \ c \ (tvar \ t) \wedge J \ c \ (tvar \ t) \wedge$

$\ \ stepThread \ md \ c \ (bv \ \$ \ c) \ sc \ t \ t'$

$\longrightarrow J \ c \ (tvar \ t) \wedge P \ c \ (appo \ t, \ tvar \ t)$

**end**

# **Part III**

## **Libraries**

## Chapter 7

# State Reordering

This chapter describes states as partial maps and defines concepts that permit reasoning and reordering of sequences of states and state updates.

**theory** *SetsAndMaps*

**imports** *Main*

**begin**

### 7.1 States as Partial Functions

**definition** *opt-get* :: '*a option*  $\Rightarrow$  '*a*

**where** [*simp add*]: *opt-get optval*  $\equiv$  *the optval*

**definition** *map-get* :: ('*a*, '*b*) *map*  $\Rightarrow$  '*a*  $\Rightarrow$  '*b* (**infixl** \$ 73)

**where** [*simp add*]: *map-get m k* = *the (m k)*

**lemma** *map-some-val*:

**assumes**  $x \in \text{dom } f$

**shows**  $(f\ x = \text{Some } y) = (f\ \$\ x = y)$

**proof**

**show**  $f\ x = \text{Some } y \implies f\ \$\ x = y$

**by** *simp*

**next**

**show**  $f\ \$\ x = y \implies f\ x = \text{Some } y$

**using** *assms* **by** *force*

**qed**

**lemma** *map-some-val-given*:

**assumes**  $f\ x = \text{Some } y$

**shows**  $f\ \$\ x = y$

**by** (*simp add: assms*)

**lemma** *singleton-unfold*:  $[a \mapsto b] = (\lambda x. \text{if } x = a \text{ then } \text{Some } b \text{ else } \text{None})$

by *fastforce*

**lemma** *singleton-map-upd*:  $m(a \mapsto b) = m ++ [a \mapsto b]$   
 unfolding *map-add-def* *singleton-unfold*  
 by *fastforce*

## 7.2 Sets of States and State Updates

**definition** *map-Add* (*infixl* \*\* 100) **where** *map-Add*  $X\ Y = \{x ++ y \mid x\ y.\ x \in X \wedge y \in Y\}$

**lemma** *map-Add-assoc*:  $X ** (Y ** Z) = (X ** Y) ** Z$

**proof**

show  $X ** Y ** Z \subseteq X ** (Y ** Z)$

**proof**

fix  $x$

assume  $x \in X ** Y ** Z$

then show  $x \in X ** (Y ** Z)$  unfolding *map-Add-def* apply *simp*

by (*metis* *map-add-assoc*)

qed

next

show  $X ** (Y ** Z) \subseteq X ** Y ** Z$  unfolding *map-Add-def* apply *simp* by *force*

qed

**lemma** *map-Add-unit-right[simp]*:  $X ** \{\text{Map.empty}\} = X$  unfolding *map-Add-def* by *force*

**lemma** *map-Add-unit-left[simp]*:  $\{\text{Map.empty}\} ** X = X$  unfolding *map-Add-def* by *force*

**lemma** *map-Add-empty-right[simp]*:  $X ** \{\} = \{\}$  unfolding *map-Add-def* by *simp*

**lemma** *map-Add-empty-left[simp]*:  $\{\} ** X = \{\}$  unfolding *map-Add-def* by *simp*

**lemma** *map-Add-extract*:  $\{s ++ m \mid s\ m.\ s \in S \wedge p\ m\} = S ** \{m \mid m.\ p\ m\}$

**proof**

show  $\{s ++ m \mid s\ m.\ s \in S \wedge p\ m\} \subseteq S ** \{m \mid m.\ p\ m\}$  using *map-Add-def* by *fastforce*

next

show  $S ** \{m \mid m.\ p\ m\} \subseteq \{s ++ m \mid s\ m.\ s \in S \wedge p\ m\}$  by (*simp* add: *map-Add-def*)

qed

**lemma** *map-Add-over*:

assumes  $x: x \in S ** T$

and  $d: \forall y \in T.\ \text{dom } x \subseteq \text{dom } y$

shows  $x \in T$

**proof** –

obtain  $p\ q$  where  $x1: p \in S$  and  $x2: q \in T$  and  $x3: x = p ++ q$  using  $x$

by (*smt* (*verit*) *CollectD* *map-Add-def*)

then have  $h1: \text{dom } x \subseteq \text{dom } q$  using  $d$  by *simp*

then show ?thesis

by (*metis* *Un-iff* *dom-map-add* *map-add-subsumed1* *map-add-subsumed2* *map-le-def* *map-le-map-add* *subsetI* *subset-antisym*  $x2\ x3$ )

qed

**lemma** *map-Add-extend*:

```

assumes  $x: x \in S ** T$ 
and  $d: \forall a \in S. \forall b \in T. \text{dom } a \subseteq \text{dom } b$ 
shows  $x \in T$ 
using  $x d$ 
by (smt (verit) CollectD Un-absorb2 dom-map-add map-Add-def map-le-antisym map-le-def map-le-map-add)

```

### 7.3 Merging States

**definition**  $\text{merge} :: ('a \multimap 'b) \Rightarrow ('a \multimap 'b) \Rightarrow ('a \multimap 'b)$  (*infixl*  $\uplus_m$  55) **where**  
 $m_1 \uplus_m m_2 \equiv \lambda a. \text{if } \exists y. \{\text{Some } y\} = \{m_1 \ a, m_2 \ a\} - \{\text{None}\} \text{ then } (\text{THE } b. b \in \{m_1 \ a, m_2 \ a\} - \{\text{None}\})$   
*else None*

**lemma**  $\text{merge-unit[simp]}: m \uplus_m \text{Map.empty} = m$

**proof**

```

fix  $x$ 
show  $(m \uplus_m \text{Map.empty}) \ x = m \ x$ 
proof (cases  $m \ x = \text{None}$ )
  case True
  then show ?thesis
  by (simp add: merge-def)
next
  case False
  then show ?thesis
  apply (simp add: merge-def)
  by auto
qed
qed

```

**lemma**  $\text{merge-comm}: m_1 \uplus_m m_2 = m_2 \uplus_m m_1$

**proof**

```

fix  $x$ 
show  $(m_1 \uplus_m m_2) \ x = (m_2 \uplus_m m_1) \ x$ 
proof (cases  $(m_1 \uplus_m m_2) \ x = \text{None}$ )
  case True
  then show ?thesis
  by (smt (verit) insertI1 insert-commute merge-def singletonD the-equality)
next
  case False
  then show ?thesis
  by (simp add: insert-commute merge-def)
qed
qed

```

**lemma**  $\text{map-merge-left-sub}: \text{dom } m_1 \cap \text{dom } m_2 = \{\} \implies m_1 \subseteq_m (m_1 \uplus_m m_2)$

**proof** (*simp only: map-le-def; standard*)

```

fix  $a$ 
assume  $a1: \text{dom } m_1 \cap \text{dom } m_2 = \{\}$ 
and  $a2: a \in \text{dom } m_1$ 
have  $x1: m_2 \ a = \text{None}$ 

```

```

    using a1 a2 by blast
  from a2 obtain y where y1: m1 a = Some y by blast
  show m1 a = (m1  $\uplus_m$  m2) a using a1 unfolding merge-def dom-def apply (simp add: x1 y1)
    by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
qed

```

```

lemma map-merge-right-sub: dom m1  $\cap$  dom m2 = {}  $\implies$  m2  $\subseteq_m$  (m1  $\uplus_m$  m2)
  by (metis inf-commute map-merge-left-sub merge-comm)

```

```

lemma assoc-disjoint:

```

```

  assumes d1: dom m1  $\cap$  dom m2 = {}
    and d2: dom m1  $\cap$  dom m3 = {}
    and d3: dom m2  $\cap$  dom m3 = {}
  shows (m1  $\uplus_m$  m2)  $\uplus_m$  m3 = m1  $\uplus_m$  (m2  $\uplus_m$  m3)
proof -
  have h1: (m1  $\uplus_m$  m2)  $\uplus_m$  m3  $\subseteq_m$  m1  $\uplus_m$  (m2  $\uplus_m$  m3)
  proof (simp only: map-le-def; standard)
    fix a
    assume a  $\in$  dom (m1  $\uplus_m$  m2  $\uplus_m$  m3)
    then obtain y where y1: (m1  $\uplus_m$  m2  $\uplus_m$  m3) a = Some y by blast
    hence h4: Some y = (m1  $\uplus_m$  (m2  $\uplus_m$  m3)) a
    proof (cases a  $\in$  dom m1)
    case True
      have u1: m1 a = Some y
        using y1 True d1 apply (simp add: merge-def)
        by (smt (z3) Diff-iff d2 domIff insert-absorb insert-disjoint(2) insert-iff option.distinct(1) the1-equality)
      then show ?thesis
        using True d1 d2 apply (simp add: merge-def)
        by (smt (verit) Diff-insert-absorb domIff insertE insert-absorb insert-absorb2 insert-commute insert-disjoint(2)
insert-not-empty option.distinct(1) the-equality)
    case False
      have u2: m1 a = None using False by blast
      then show ?thesis
        proof (cases a  $\in$  dom m2)
        case True
          have u1: m2 a = Some y
            using y1 True d2 apply (simp add: merge-def)
            by (smt (z3) Diff-iff d3 domIff insert-absorb insert-disjoint(1) insert-iff option.distinct(1) the1-equality)
          have u3: m3 a = None using True d3 by blast
          then show ?thesis
            using True u1 u2 u3 apply (simp add: merge-def)
            by (smt (verit, best) Diff-cancel empty-Diff insert-Diff-if member-remove not-None-eq remove-def the-equality)
        case False
          have u3: m2 a = None using False by blast
          have u1: m3 a = Some y
            using y1 u2 u3 apply (simp add: merge-def)

```

```

    by (smt (z3) Diff-cancel Diff-insert-absorb insert-absorb2 insert-not-empty option.simps(3) singletonD
theI-unique)
    then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
  qed
qed
show (m1  $\uplus_m$  m2  $\uplus_m$  m3) a = (m1  $\uplus_m$  (m2  $\uplus_m$  m3)) a by (simp add: h4 y1)
qed
have h2: m1  $\uplus_m$  (m2  $\uplus_m$  m3)  $\subseteq_m$  (m1  $\uplus_m$  m2)  $\uplus_m$  m3
proof (simp only: map-le-def; standard)
  fix a
  assume a1: a  $\in$  dom (m1  $\uplus_m$  (m2  $\uplus_m$  m3))
  then obtain y where y1: (m1  $\uplus_m$  (m2  $\uplus_m$  m3)) a = Some y by blast
  hence h5: Some y = (m1  $\uplus_m$  m2  $\uplus_m$  m3) a
  proof (cases a  $\in$  dom m1)
    case True
    have u1: m1 a = Some y
    using y1 True apply (simp add: merge-def)
    by (smt (z3) Diff-iff a1 domIff insertCI insertE the-equality y1)
    have u2: m2 a = None using True d1 by blast
    have u3: m3 a = None using True d2 by blast
    then show ?thesis
    using True u1 u2 u3 y1 apply (simp add: merge-def)
    by (smt (verit) option.distinct(1) the-equality)
  next
    case False
    have u2: m1 a = None using False by blast
    then show ?thesis
    proof (cases a  $\in$  dom m2)
      case True
      have u1: m2 a = Some y
      using y1 u2 True d2 apply (simp add: merge-def)
      by (smt (z3) Diff-iff domIff insert-iff option.simps(3) theI)
      have u3: m3 a = None using True d3 by blast
      then show ?thesis
      using u1 u2 u3 apply (simp add: merge-def)
      by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
    next
      case False
      have u1: m2 a = None using False by blast
      have u3: m3 a = Some y
      using y1 u2 u1 apply (simp add: merge-def)
      by (smt (z3) Diff-iff insert-Diff1 option.distinct(1) singletonD singletonI theI)
      then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
    qed
  qed
  show (m1  $\uplus_m$  (m2  $\uplus_m$  m3)) a = (m1  $\uplus_m$  m2  $\uplus_m$  m3) a by (simp add: h5 y1)
qed
show ?thesis using h1 h2 map-le-antisym by blast
qed

```

**definition** *Merge* :: ( $'a \rightarrow 'b$ ) *set*  $\Rightarrow$  ( $'a \rightarrow 'b$ )  $(\biguplus_m - [900] 900)$  **where**  
 $(\biguplus_m M) \equiv \lambda a. \text{if } (\exists y. \{ \text{Some } y \} = \{ b \mid b \ m. m \in M \wedge m \ a = b \wedge b \neq \text{None} \})$   
*then* (*THE*  $b. \exists m. m \in M \wedge m \ a = b \wedge b \neq \text{None}$ )  
*else* *None*

**lemma** *Merge-empty[simp]*:  $(\biguplus_m \{\}) = \text{Map.empty}$   
**unfolding** *Merge-def* **by** *simp*

**lemma** *map-Merge-not-none*:  $(\biguplus_m M) \ a \neq \text{None} \implies \exists y. \forall m \in M. m \ a \neq \text{None} \longrightarrow m \ a = \text{Some } y$

**proof** –

**assume** *a1*:  $(\biguplus_m M) \ a \neq \text{None}$   
**then obtain** *y* **where** *y1*:  $(\biguplus_m M) \ a = \text{Some } y$  **by** *blast*  
**hence** *h1*:  $\text{Some } y = (\text{THE } b. \exists m. m \in M \wedge m \ a = b \wedge b \neq \text{None})$   
**by** (*metis* (*mono-tags*, *lifting*) *Merge-def* *option.distinct(1)*)  
**have**  $\forall m \in M. m \ a \neq \text{None} \longrightarrow m \ a = \text{Some } y$   
**proof**  
**fix** *m*  
**assume** *m1*:  $m \in M$   
**show**  $m \ a \neq \text{None} \longrightarrow m \ a = \text{Some } y$   
**proof**  
**assume** *m2*:  $m \ a \neq \text{None}$   
**show**  $m \ a = \text{Some } y$  **using** *a1 m1 m2* **apply**(*simp add: h1 Merge-def*)  
**by** (*smt* (*verit*, *del-insts*) *mem-Collect-eq option.distinct(1) singleton-iff theI-unique*)  
**qed**  
**qed**  
**thus** *?thesis* **by** *blast*  
**qed**

**lemma** *map-Merge-le*:  $\llbracket m \in M; \forall m' \in M. \text{dom } m \cap \text{dom } m' = \{\} \rrbracket \implies (\biguplus_m M) \mid' \text{dom } m \subseteq_m m$   
**by** *fastforce*

**lemma** *map-Merge-dom-sub*:  $\text{dom } (\biguplus_m M) \subseteq (\bigcup m \in M. \text{dom } m)$

**proof**

**fix** *x*  
**assume** *a1*:  $x \in \text{dom } (\biguplus_m M)$   
**then show**  $x \in (\bigcup m \in M. \text{dom } m)$   
**unfolding** *dom-def* **apply**(*simp add: Merge-def*)  
**by** (*smt* (*verit*, *best*) *insertI1 mem-Collect-eq option.distinct(1)*)  
**qed**

**lemma** *map-Merge-dom*:

**assumes**  $\forall m_1 \in M. \forall m_2 \in M. \text{dom } m_1 \cap \text{dom } m_2 = \{\}$   
**shows**  $\text{dom } (\biguplus_m M) = (\bigcup m \in M. \text{dom } m)$

**proof**

**show**  $\text{dom } (\biguplus_m M) \subseteq (\bigcup m \in M. \text{dom } m)$

**proof**

**fix** *x*  
**assume**  $x \in \text{dom } (\biguplus_m M)$   
**then show**  $x \in (\bigcup m \in M. \text{dom } m)$   
**unfolding** *dom-def* **apply**(*simp add: Merge-def*)



```

    by (smt (verit) insertI1 mem-Collect-eq option.distinct(1))
  qed
next
show  $(\bigcup m \in M. \text{dom } m) \subseteq \text{dom } (\biguplus_m M)$ 
proof
  fix x
  assume  $x \in (\bigcup m \in M. \text{dom } m)$ 
  then show  $x \in \text{dom } (\biguplus_m M)$ 
    unfolding dom-def apply (simp add: Merge-def)
    using assms by fastforce
  qed
qed

lemma not-dom-Merge:
  assumes a:  $a \notin M$ 
    and d:  $\forall m \in M. \text{dom } a \cap \text{dom } m = \{\}$ 
  shows  $\text{dom } a \cap \text{dom } (\biguplus_m M) = \{\}$ 
proof
  have  $\bigwedge x. x \in \text{dom } a \implies x \notin \text{dom } (\biguplus_m M)$ 
    using a d unfolding Merge-def apply (simp add: dom-def; clarify)
    by (smt (verit) domI empty-Collect-eq insert-disjoint(2) insert-dom insert-not-empty)
  thus  $\text{dom } a \cap \text{dom } (\biguplus_m M) \subseteq \{\}$  by blast
next
show  $\{\} \subseteq \text{dom } a \cap \text{dom } (\biguplus_m M)$  by blast
qed

lemma empty-Merge:
  assumes a:  $a = \text{Map.empty}$ 
  shows  $\text{dom } a \cap \text{dom } (\biguplus_m M) = \{\}$ 
by (simp add: assms)

lemma merge-Merge-union:
  assumes d:  $\forall m' \in M. \text{dom } m \cap \text{dom } m' = \{\}$ 
  shows  $\biguplus_m (M \cup \{m\}) = \biguplus_m M \uplus_m m$ 
proof (rule map-le-antisym)
  show  $h1: (\biguplus_m (M \cup \{m\})) \subseteq_m (\biguplus_m M \uplus_m m)$ 
  proof (simp only: map-le-def; standard)
    fix a
    assume a1:  $a \in \text{dom } (\biguplus_m (M \cup \{m\}))$ 
    then obtain y where a2:  $\text{Some } y = (\biguplus_m (M \cup \{m\})) \ a$  by force
    have  $\text{Some } y = (\biguplus_m M \uplus_m m) \ a$ 
    proof (cases  $a \in \text{dom } m$ )
    case True
    then have t1:  $a \in \text{dom } m$  by blast
    then have a3:  $\text{Some } y = m \ a$  using a2 unfolding Merge-def
    by (metis (mono-tags, lifting) UnI2 domIff mem-Collect-eq option.simps(3)
        singletonD singletonI the-equality)
    show ?thesis
  proof (cases  $a \in \text{dom } (\biguplus_m M)$ )
  case True

```

```

have ( $\biguplus_m M$ )  $a = \text{Some } y$ 
  using  $t1$  True  $d$  unfolding Merge-def apply (simp only: a2 a3)
  by (smt (verit) domIff empty-Collect-eq insert-absorb insert-disjoint(2) insert-not-empty)
then show ?thesis using  $t1$   $d$   $a3$  unfolding Merge-def
  by (smt (verit, best) domIff insert-disjoint(1) insert-dom mem-Collect-eq singletonI)
next
case False
then have  $t2$ : ( $\biguplus_m M$ )  $a = \text{None}$  by (simp add: domIff)
show ?thesis using False t1 d a3 unfolding merge-def apply (simp add: t2)
  by (smt (verit, ccfv-threshold) Diff-empty Diff-insert0 emptyE insertE the-equality)
qed
next
case False
hence  $t4$ :  $m \ a = \text{None}$  by blast
hence  $t5$ :  $\forall m' \in M. m' \ a = \text{Some } y \vee m' \ a = \text{None}$ 
  using  $a2$   $t4$  unfolding Merge-def
  by (metis (mono-tags, lifting) Un-iff mem-Collect-eq option.simps(3) singleton-iff the-equality)
then obtain  $m'$  where  $t6$ :  $m' \in M$  and  $t7$ :  $m' \ a = \text{Some } y$ 
  using  $a1$  unfolding Merge-def
  by (smt (verit, ccfv-threshold) False Un-iff domIff empty-Collect-eq insert-not-empty singletonD)
hence  $t5$ : ( $\biguplus_m M$ )  $a = \text{Some } y$  using  $t5$  unfolding Merge-def apply simp
  by (smt (verit, ccfv-threshold) Collect-cong option.distinct(1) singleton-conv the-equality)
then show ?thesis using  $t5$  unfolding merge-def
  by (simp add: insert-commute t4)
qed
then show ( $\biguplus_m (M \cup \{m\})$ )  $a = (\biguplus_m M \uplus_m m)$   $a$  by (simp add: a2)
qed
next
show  $h2$ : ( $\biguplus_m M \uplus_m m$ )  $\subseteq_m$  ( $\biguplus_m (M \cup \{m\})$ )
proof (simp only: map-le-def; standard)
  fix  $a$ 
  assume  $a3$ :  $a \in \text{dom } (\biguplus_m M \uplus_m m)$ 
  then obtain  $y$  where  $b1$ :  $\text{Some } y = (\biguplus_m M \uplus_m m) \ a$  by force
  have  $b2$ :  $\text{Some } y = (\biguplus_m (M \cup \{m\})) \ a$ 
  proof (cases a \in dom m)
    case True
    hence  $b3$ :  $m \ a = \text{Some } y$  using  $b1$  unfolding merge-def
    by (smt (z3) Diff-iff domIff empty-Collect-eq insert-Diff1 insert-Diff-single insert-absorb
      insert-commute insert-iff insert-not-empty merge-def not-Some-eq singletonD singletonI theI)
    hence  $b5$ :  $\forall m' \in M. m' \ a = \text{Some } y \vee m' \ a = \text{None}$ 
    using True d by blast
    hence  $b6$ :  $\forall m' \in M \cup \{m\}. m' \ a = \text{Some } y \vee m' \ a = \text{None}$  using  $b3$  by fastforce
    then show ?thesis unfolding Merge-def
    by (smt (z3) Collect-cong True Un-insert-right domIff insert-iff singleton-conv2 the-equality)
    next
    case False
    hence  $b7$ :  $m \ a = \text{None}$  by blast
    hence  $b8$ :  $\text{Some } y = (\biguplus_m M) \ a$  using  $b1$  unfolding merge-def
    by (metis Diff-iff insertI1 insert-absorb2 option.distinct(1) singletonD the-equality)
    hence  $b9$ :  $\forall m' \in M. m' \ a = \text{Some } y \vee m' \ a = \text{None}$  unfolding Merge-def

```

```

    by (metis (mono-tags, lifting) mem-Collect-eq option.simps(3) singleton-iff the-equality)
  hence t8:  $\forall m' \in M \cup \{m\}. m' a = \text{Some } y \vee m' a = \text{None}$  using b7 by simp
  from b8 b9 obtain m' where x1:  $m' \in M$  and x2:  $m' a = \text{Some } y$  unfolding Merge-def
    by (smt (verit, best) all-not-in-conv empty-not-insert mem-Collect-eq option.distinct(1))
  then show ?thesis using t8 unfolding Merge-def
    by (smt (z3) Collect-cong Collect-empty-eq UnCI singleton-conv the-equality)
qed
show  $(\biguplus_m M \uplus_m m) a = (\biguplus_m (M \cup \{m\})) a$ 
  using b1 b2 by presburger
qed
qed

lemma merge-Merge-diff:
  assumes m:  $m \in M$ 
    and d:  $\forall m' \in M - \{m\}. \text{dom } m \cap \text{dom } m' = \{\}$ 
  shows  $\biguplus_m M = \biguplus_m (M - \{m\}) \uplus_m m$ 
  using d m merge-Merge-union[of  $M - \{m\}$  m] by (simp add: insert-absorb)

lemma map-add-merge:
  assumes d:  $\text{dom } m_1 \cap \text{dom } m_2 = \{\}$ 
  shows  $m_1 ++ m_2 = m_1 \uplus_m m_2$ 
proof (rule map-le-antisym)
  show  $m_1 ++ m_2 \subseteq_m m_1 \uplus_m m_2$ 
  proof (simp only: map-le-def; standard)
    fix a
    assume a1:  $a \in \text{dom } (m_1 ++ m_2)$ 
    then obtain y where y1:  $\text{Some } y = (m_1 ++ m_2) a$  by (metis domD)
    hence  $\text{Some } y = (m_1 \uplus_m m_2) a$ 
    proof (cases  $a \in \text{dom } m_1$ )
    case True
    hence b0:  $m_2 a = \text{None}$  using d by blast
    hence b1:  $(m_1 ++ m_2) a = m_1 a$  using d by (simp add: domIff map-add-dom-app-simps(3))
    then show ?thesis using b0 y1 unfolding merge-def apply (simp add: b1)
      by (smt (verit, ccfv-SIG) Diff-insert-absorb empty-iff insertE insert-commute
        option.distinct(1) the-equality)
    case False
    hence b2:  $(m_1 ++ m_2) a = m_2 a$  using d by (simp add: map-add-dom-app-simps(2))
    then show ?thesis using False y1 unfolding merge-def apply (simp add: b2)
      by (smt (verit, ccfv-threshold) Diff-insert-absorb domIff empty-iff insert-iff
        option.distinct(1) the-equality)
    qed
  qed
  then show  $(m_1 ++ m_2) a = (m_1 \uplus_m m_2) a$  using y1 by presburger
qed
qed
next
show  $m_1 \uplus_m m_2 \subseteq_m m_1 ++ m_2$ 
proof (simp only: map-le-def; standard)
  fix a
  assume a2:  $a \in \text{dom } (m_1 \uplus_m m_2)$ 
  then obtain y where y1:  $\text{Some } y = (m_1 \uplus_m m_2) a$  by (metis domD)

```

```

hence Some  $y = (m_1 ++ m_2) a$ 
proof (cases  $a \in \text{dom } m_1$ )
  case True
    hence  $b3: m_2 a = \text{None}$  using  $d$  by blast
    have  $b4: m_1 a = \text{Some } y$  using  $y1$  True  $d$  unfolding merge-def apply (simp only: b3)
      by (metis (no-types, lifting) Diff-iff insertE option.distinct(1) singletonI the-equality)
    then show ?thesis by (simp add: b3 map-add-def)
  next
    case False
    hence  $b5: m_1 a = \text{None}$  by blast
    have  $b6: m_2 a = \text{Some } y$  using  $y1$  False  $d$  unfolding merge-def apply (simp only: b5)
      by (metis Diff-iff insertCI insertE not-None-eq theI)
    then show ?thesis by simp
  qed
then show  $(m_1 \uplus_m m_2) a = (m_1 ++ m_2) a$  using  $y1$  by presburger
qed
qed

```

## 7.4 State and State Update Reordering by Way of Merging

### 7.4.1 State and State Sequences

```

fun map-add-seq where
  map-add-seq  $s [] = s$ 
| map-add-seq  $s (m \# ms) = \text{map-add-seq } (s ++ m) ms$ 

lemma map-add-seq-foldl: map-add-seq  $s ms = \text{foldl } \text{map-add } s ms$ 
proof (induction ms arbitrary: s)
  case Nil
    then show ?case by fastforce
  next
    case (Cons  $a ms$ )
    then show ?case by simp
qed

```

```

lemma seq-set-dom:
   $\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms!i) \cap \text{dom } (ms!j) \neq \{\} \longrightarrow i = j \implies$ 
   $\forall m_1 \in \text{set } ms. \forall m_2 \in \text{set } ms. m_1 \neq m_2 \longrightarrow \text{dom } m_1 \cap \text{dom } m_2 = \{\}$ 
proof (induction ms)
  case Nil
    then show ?case by auto
  next
    case (Cons  $a ms$ )
    then show ?case by (metis in-set-conv-nth)
qed

```

```

lemma map-add-seq-Merge:
   $\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms!i) \cap \text{dom } (ms!j) \neq \{\} \longrightarrow i = j$ 

```

```

 $\implies \text{map-add-seq } s \text{ ms} = s ++ (\biguplus_m \text{ set } ms)$ 
proof (induction ms arbitrary: s)
  case Nil
  then show ?case by simp
next
  case (Cons a ms)
  have h0:  $\forall k. k < \text{length } ms \longrightarrow ms ! k = (a \# ms) ! (\text{Suc } k)$  by simp
  have h1:  $\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms ! i) \cap \text{dom } (ms ! j) \neq \{\} \longrightarrow i = j$ 
  proof (clarify)
    fix i j
    assume a1:  $i < \text{length } ms$ 
    and a2:  $j < \text{length } ms$ 
    and a3:  $\text{dom } (ms ! i) \cap \text{dom } (ms ! j) \neq \{\}$ 
    then show  $i = j$ 
    by (metis Cons.prem1(1) Suc-leI h0 le-imp-less-Suc length-Cons old.nat.inject)
  qed
  have h2:  $\forall m \in \text{set } ms. a \neq m \longrightarrow \text{dom } a \cap \text{dom } m = \{\}$ 
  by (meson Cons.prem1(1) list.set-intros(1) list.set-intros(2) seq-set-dom)
  have h3:  $a \neq \text{Map.empty} \implies a \notin \text{set } ms$ 
  proof -
    assume a4:  $a \neq \text{Map.empty}$ 
    hence a5:  $\text{dom } a \neq \{\}$  by simp
    thus  $a \notin \text{set } ms$  using h0 Cons.prem1(1)
    by (metis Diff-Diff-Int Diff-cancel Diff-empty Suc-less-eq in-set-conv-nth length-Cons
      nat.simps(3) nth-Cons-0 zero-less-Suc)
  qed
  have h3:  $\text{dom } a \cap \text{dom } (\biguplus_m \text{ set } ms) = \{\}$ 
  using h2 h3 not-dom-Merge by fastforce
  have h4:  $\text{map-add-seq } (s ++ a) \text{ ms} = (s ++ a) ++ \biguplus_m \text{ set } ms$  using Cons.IH card-length h1 by blast
  have h5:  $\dots = s ++ (a ++ \biguplus_m \text{ set } ms)$  by simp
  have h6:  $\dots = s ++ (a \uplus_m \biguplus_m \text{ set } ms)$  using map-add-merge[of a  $\biguplus_m \text{ set } ms$ ] by (simp add: h3)
  have h7:  $\dots = s ++ (\biguplus_m (\text{set } ms \cup \{a\}))$ 
  using h2 h3 map-add-merge not-dom-Merge merge-Merge-union[of set ms a]
  by (smt (verit) DiffD1 DiffD2 DiffI Diff-empty Diff-insert-absorb Int-commute
    Int-empty-right Un-empty-right disjoint-iff-not-equal domIff insert-Diff insert-Diff-single
    map-add-dom-app-simps(1) merge-Merge-diff merge-comm mk-disjoint-insert)
  then show ?case by (metis h4 h5 h6 insert-is-Un list.simps(15) map-add-seq.simps(2) sup-commute)
qed

```

**definition** map-add-all **where** map-add-all ms = map-add-seq Map.empty ms

**lemma** add-all:  $\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms ! i) \cap \text{dom } (ms ! j) \neq \{\} \longrightarrow i = j$   
 $\implies \text{map-add-all } ms = \biguplus_m \text{ set } ms$   
**using** map-add-seq-Merge[of ms Map.empty]  
**by** (simp add: map-add-all-def)

**lemma** add-all-empty[simp]: map-add-all [] = Map.empty  
**by** (simp add: map-add-all-def)

**lemma** add-all-left:  $m ++ \text{map-add-all } ms = \text{map-add-all } (m \# ms)$

```

proof (induction ms arbitrary: m)
  case Nil
  then show ?case by (simp add: map-add-all-def)
next
  case (Cons a ms)
  then show ?case by (metis map-add-all-def map-add-assoc map-add-seq.simps(2))
qed

fun map-Add-seq where
  map-Add-seq S [] = S
| map-Add-seq S (M#Ms) = map-Add-seq (S ** M) Ms

lemma map-Add-seq-foldl: map-Add-seq S Ms = foldl map-Add S Ms
proof (induction Ms arbitrary: S)
  case Nil
  then show ?case by fastforce
next
  case (Cons a ms)
  then show ?case by simp
qed

fun map-seq-in where
  map-seq-in [] [] = True
| map-seq-in (x#xs) (X#XS) = (x ∈ X ∧ map-seq-in xs XS)
| map-seq-in - - = False

lemma map-seq-in-ex: [ m ∈ set ms; map-seq-in ms Ms ] ⇒ ∃ M ∈ set Ms. m ∈ M
proof (induction Ms arbitrary: ms)
  case Nil
  then show ?case using map-seq-in.elims(2) by force
next
  case (Cons a ms)
  then show ?case by (metis list.set-cases list.set-intros(1) list.set-intros(2) map-seq-in.simps(2))
qed

lemma map-seq-in-length: map-seq-in ms Ms ⇒ length ms = length Ms
proof (induction Ms arbitrary: ms)
  case Nil
  then show ?case using map-seq-in.elims(2) by auto
next
  case (Cons a Ms)
  then show ?case using map-seq-in.elims(2) by force
qed

lemma map-seq-in-index: [map-seq-in ms Ms; i < length Ms] ⇒ ms ! i ∈ Ms ! i
proof (induction Ms arbitrary: ms i)
  case Nil
  then show ?case by simp
next
  case (Cons a Ms)

```

```

have h1: map-seq-in (tl ms) Ms
  by (metis Cons.prem1 list.exhaust-sel map-seq-in.simps(2) map-seq-in.simps(4))
show ?case
proof (cases i = 0)
  case True
  then show ?thesis using Cons.prem1 map-seq-in.elims(2) by fastforce
next
  case False
  obtain j where j1: Suc j = i by (metis False old.nat.exhaust)
  hence h2: j < length Ms using Cons.prem2 by force
  hence h3: (tl ms) ! j ∈ Ms ! j by (simp add: Cons.IH h1)
  then show ?thesis
    by (metis Cons.prem1 j1 list.exhaust-sel map-seq-in.simps(4) nth-Cons-Suc)
qed
qed

```

**definition** *map-seq-of where*

*map-seq-of ms Ms*  $\equiv$  *map-seq-in ms Ms*  $\wedge$   
 $(\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms!i) \cap \text{dom } (ms!j) \neq \{\} \longrightarrow i = j) \wedge$   
 $(\forall M \in \text{set } Ms. \forall m_1 \in M. \forall m_2 \in M. \text{dom } m_1 = \text{dom } m_2)$

**lemma** *map-seq-of-empty[simp]*: *map-seq-of ms []*  $\implies$  *ms* = []  
 using *map-seq-in.elims(2) map-seq-of-def* by blast

**lemma** *map-seq-of-wk*: *map-seq-of ms Ms*  $\implies$  *map-seq-in ms Ms*  
 using *map-seq-of-def* by blast

**lemma** *map-seq-of-in*:

$\llbracket$  *map-seq-of ms Ms*;  
 $m_1 \in \text{set } ms$ ;  
 $m_2 \in \text{set } ms$ ;  
 $m_1 \neq m_2 \rrbracket \implies \exists M_1 \in \text{set } Ms. \exists M_2 \in \text{set } Ms. M_1 \neq M_2 \wedge m_1 \in M_1 \wedge m_2 \in M_2$

**proof** (*induction Ms arbitrary: ms*)

case Nil

then show ?case

unfolding *map-seq-of-def* by (metis empty-iff list.collapse map-seq-in.simps(3) set-empty)

next

case (Cons a Ms)

hence h0:  $\forall k. k \leq \text{length } (tl \ ms) \longrightarrow (tl \ ms) ! k = ms ! (Suc \ k)$

unfolding *map-seq-of-def* apply clarify

by (metis equals0D hd-Cons-tl list.set(1) nth-Cons-Suc)

then have h1:  $\forall i j. i < \text{length } (tl \ ms) \wedge j < \text{length } (tl \ ms) \wedge \text{dom } ((tl \ ms)!i) \cap \text{dom } ((tl \ ms)!j) \neq \{\} \longrightarrow i = j$

using *Cons.prem1* unfolding *map-seq-of-def* apply clarify

by (metis Nitpick.size-list-simp(2) Suc-inject Suc-leI le-imp-less-Suc length-greater-0-conv length-pos-if-in-set nth-tl)

have h2:  $\forall M \in \text{set } Ms. \forall m_1 \in M. \forall m_2 \in M. \text{dom } m_1 = \text{dom } m_2$

using *Cons.prem1* unfolding *map-seq-of-def* apply clarify by (meson list.set-intros(2))

have h4: *map-seq-in (tl ms) Ms* using *Cons.prem1* unfolding *map-seq-of-def* apply clarify  
 by (metis length-greater-0-conv length-pos-if-in-set list.exhaust-sel map-seq-in.simps(2))

```

have h5:  $m_1 \neq m_2$  by (simp add: Cons.prem)
then show ?case
proof (cases  $m_1 \in \text{set } (\text{tl } ms)$ )
  case True
  hence h6:  $m_1 \in \text{set } (\text{tl } ms)$  by simp
  then show ?thesis
  proof (cases  $m_2 \in \text{set } (\text{tl } ms)$ )
    case True
    hence h7:  $m_2 \in \text{set } (\text{tl } ms)$  by simp
    have  $\exists M_1 \in \text{set } Ms. \exists M_2 \in \text{set } Ms. M_1 \neq M_2 \wedge m_1 \in M_1 \wedge m_2 \in M_2$ 
      using Cons.IH Cons.prem(4) h1 h2 h4 h6 h7 unfolding map-seq-of-def
      by (smt (verit, best) card-length)
    then show ?thesis by (meson list.set-intros(2))
  next
  case False
  hence h7:  $m_2 \notin \text{set } (\text{tl } ms)$  by simp
  hence x1:  $m_2 \in a$ 
    using Cons.prem(1) Cons.prem(3) list.set-cases
    unfolding map-seq-of-def apply clarify by fastforce
  obtain M where  $m_1 \in M$  and  $M \in \text{set } Ms$  by (meson h4 h6 map-seq-in-ex)
  then show ?thesis
    using Cons.prem(1) Cons.prem(2) Cons.prem(3) h5 x1
    unfolding map-seq-of-def apply clarify
    by (smt (verit) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
  qed
next
case False
  hence h6:  $m_1 \notin \text{set } (\text{tl } ms)$  by simp
  hence x1:  $m_1 \in a$  using Cons.prem(1) Cons.prem(2) unfolding map-seq-of-def apply clarify
    using list.set-cases by fastforce
  then show ?thesis
  proof (cases  $m_2 \in \text{set } (\text{tl } ms)$ )
    case True
    hence h7:  $m_2 \in \text{set } (\text{tl } ms)$  by simp
    then show ?thesis
      using Cons.prem(1) Cons.prem(2) Cons.prem(3) h5 unfolding map-seq-of-def apply clarify
      by (smt (verit, best) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
  next
  case False
  then show ?thesis
    by (metis Cons.prem(2) Cons.prem(3) h5 h6 list.exhaust-sel set-ConsD tl-Nil)
  qed
qed
qed
qed

lemma map-Add-seq-as-add-seq:
  map-Add-seq S Ms = {map-add-seq s ms | s ms.  $s \in S \wedge \text{map-seq-in } ms \ Ms$ }
proof (induction Ms arbitrary: S)
  case Nil
  then show ?case

```



```

proof
  show  $\text{map-Add-seq } S \ [] \subseteq \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ []\}$ 
proof
  fix  $x$ 
  assume  $x \in \text{map-Add-seq } S \ []$ 
  then show  $x \in \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ []\}$ 
    apply simp
    by (metis map-add-seq.simps(1) map-seq-in.simps(1))
  qed
next
show  $\{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ []\} \subseteq \text{map-Add-seq } S \ []$ 
proof
  fix  $x$ 
  assume  $x \in \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ []\}$ 
  then show  $x \in \text{map-Add-seq } S \ []$ 
    apply simp
    using map-seq-in.elims(1) by force
  qed
qed
next
case (Cons A Ms)
have  $h1: \text{map-Add-seq } (S \ ** \ A) \ Ms = \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in (S \ ** \ A) \wedge \text{map-seq-in } ms \ Ms\}$ 
  using local.Cons by blast
show ?case
proof
show  $\text{map-Add-seq } S \ (A \ \# \ Ms) \subseteq \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ (A \ \# \ Ms)\}$ 
proof
  fix  $x$ 
  assume  $a1: x \in \text{map-Add-seq } S \ (A \ \# \ Ms)$ 
  hence  $a2: x \in \text{map-Add-seq } (S \ ** \ A) \ Ms$  by simp
  obtain  $s \ a \ ms$  where  $p1: s \in S$  and
     $p2: a \in A$  and
     $p3: \text{map-seq-in } ms \ Ms$  and
     $p4: x = \text{map-add-seq } (s \ ++ \ a) \ ms$ 
    by (smt (verit, ccfv-SIG)  $a2 \ h1 \ \text{map-Add-def} \ \text{mem-Collect-eq}$ )
  have  $a3: \text{map-seq-in } (a \ \# \ ms) \ (A \ \# \ Ms)$  by (simp add:  $p2 \ p3$ )
  then show  $x \in \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ (A \ \# \ Ms)\}$ 
    by (smt (verit) map-add-seq.simps(2) mem-Collect-eq  $p1 \ p4$ )
  qed
next
show  $\{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ (A \ \# \ Ms)\} \subseteq \text{map-Add-seq } S \ (A \ \# \ Ms)$ 
proof
  fix  $x$ 
  assume  $a4: x \in \{\text{map-add-seq } s \ ms \mid s \ ms. \ s \in S \wedge \text{map-seq-in } ms \ (A \ \# \ Ms)\}$ 
  then obtain  $s \ a \ ms$  where  $q1: s \in S$  and
     $q2: a \in A$  and
     $q3: \text{map-seq-in } ms \ Ms$  and
     $q4: x = \text{map-add-seq } s \ (a \ \# \ ms)$ 
    by (smt (verit, del-insts) CollectD list.discI list.sel(1) list.sel(3) map-seq-in.elims(2))
  show  $x \in \text{map-Add-seq } S \ (A \ \# \ Ms)$ 

```

```

    using h1 map-Add-def q1 q2 q3 q4 by fastforce
  qed
qed
qed

```

**definition** *Dom* **where**  $Dom\ X \equiv \bigcup_{x \in X}. (dom\ x)$

**lemma** *Dom-single*: **assumes**  $\exists y. P\ y$  **shows**  $Dom\ \{ [a \mapsto y] \mid y. P\ y \} = \{a\}$   
**proof**  
**show**  $Dom\ \{ [a \mapsto y] \mid y. P\ y \} \subseteq \{a\}$   
**unfolding** *Dom-def* *dom-def* **apply** (*simp*; *clarify*) **using** *domIff* **by** *fastforce*  
**next**  
**show**  $\{a\} \subseteq Dom\ \{ [a \mapsto y] \mid y. P\ y \}$   
**using** *assms* **unfolding** *Dom-def* *dom-def* **apply** (*simp*; *clarify*) **by** *fastforce*  
**qed**

**definition** *seq-of-maps* **where**

*seq-of-maps* *Ms*  $\equiv$   
 $(\forall i\ j. i < length\ Ms \wedge j < length\ Ms \wedge Dom\ (Ms!i) \cap Dom\ (Ms!j) \neq \{\} \longrightarrow i = j) \wedge$   
 $(\forall M \in set\ Ms. \forall m_1 \in M. \forall m_2 \in M. dom\ m_1 = dom\ m_2)$

**lemma** *seq-of-maps-hd*: **assumes** *seq-of-maps* (*M#Ms*) **shows** *seq-of-maps* *Ms*  
**proof** –  
**have** *h0*:  $\forall k. k < length\ Ms \longrightarrow Ms\ !\ k = (M\ #\ Ms)\ !\ (Suc\ k)$   
**by** *simp*  
**thus** *?thesis* **using** *assms* **unfolding** *seq-of-maps-def* **apply** *clarify*  
**by** (*metis* *Suc-inject* *Suc-leI* *le-imp-less-Suc* *length-Cons* *list.set-intros*(2))  
**qed**

**lemma** *maps-seq-of*:

**assumes** *M1*: *seq-of-maps* *Ms*  
**and** *M2*: *map-seq-in* *ms* *Ms*  
**shows** *map-seq-of* *ms* *Ms*

**proof** –  
**have** *h1*: *map-seq-in* *ms* *Ms* **by** (*simp* *add*: *M2*)  
**have** *h2*:  $\forall i\ j. i < length\ ms \wedge j < length\ ms \wedge dom\ (ms\ !\ i) \cap dom\ (ms\ !\ j) \neq \{\} \longrightarrow i = j$   
**proof** *clarify*  
**fix** *i j*  
**assume** *a1*:  $i < length\ ms$   
**and** *a2*:  $j < length\ ms$   
**and** *a3*:  $dom\ (ms\ !\ i) \cap dom\ (ms\ !\ j) \neq \{\}$   
**have** *k1*:  $ms\ !\ i \in Ms\ !\ i$  **by** (*metis* *a1* *h1* *map-seq-in-index* *map-seq-in-length*)  
**have** *k2*:  $ms\ !\ j \in Ms\ !\ j$  **by** (*metis* *a2* *h1* *map-seq-in-index* *map-seq-in-length*)  
**obtain** *x* **where** *x1*:  $x \in dom\ (ms\ !\ i)$  **and** *x2*:  $x \in dom\ (ms\ !\ j)$  **using** *a3* **by** *blast*  
**have** *k3*:  $x \in Dom\ (Ms!i)$  **using** *k1* *x1* **unfolding** *Merge-def* *Dom-def* **apply** *clarify* **by** *blast*  
**have** *k4*:  $x \in Dom\ (Ms!j)$  **using** *k2* *x2* **unfolding** *Merge-def* *Dom-def* **apply** *clarify* **by** *blast*  
**have** *k5*:  $Dom\ (Ms!i) \cap Dom\ (Ms!j) \neq \{\}$  **using** *k3* *k4* **by** *blast*  
**show**  $i = j$  **using** *M1* **unfolding** *seq-of-maps-def* **by** (*metis* *a1* *a2* *h1* *k5* *map-seq-in-length*)  
**qed**  
**have** *h3*:  $\forall M \in set\ Ms. \forall m_1 \in M. \forall m_2 \in M. dom\ m_1 = dom\ m_2$  **by** (*metis* *M1* *seq-of-maps-def*)

```

have h4: card (set Ms) ≤ length Ms by (simp add: card-length)
show ?thesis using h1 h2 h3 h4 unfolding map-seq-of-def by blast
qed

```

**lemma** *map-add-shift*:  $M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ Ms\} = \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ (M \# Ms)\}$

**proof**

**show**  $M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ Ms\} \subseteq \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ (M \# Ms)\}$

**proof**

**fix**  $x$

**assume**  $a1: x \in M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ Ms\}$

**then obtain**  $m \ ms$  **where**  $m1: m \in M$  **and**  $m2: \text{map-seq-in } ms \ Ms$  **and**  $m3: x = m ++ \text{map-add-all } ms$

**unfolding** *map-Add-def* **by** *blast*

**have**  $x = \text{map-add-all } (m \# ms)$  **by** (*simp add: add-all-left m3*)

**then show**  $x \in \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ (M \# Ms)\}$  **using**  $m1 \ m2$  **by** *fastforce*

**qed**

**next**

**show**  $\{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ (M \# Ms)\} \subseteq M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ Ms\}$

**proof**

**fix**  $x$

**assume**  $a1: x \in \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ (M \# Ms)\}$

**then obtain**  $m \ ms$  **where**  $m1: m \in M$  **and**  $m2: \text{map-seq-in } (m \# ms) \ (M \# Ms)$  **and**  $m3: x = \text{map-add-all } (m \# ms)$

**apply** (*simp; clarify*) **by** (*metis map-seq-in.elims(2) map-seq-in.simps(2) map-seq-in.simps(4)*)

**have**  $h1: \text{map-seq-in } ms \ Ms$  **using**  $m2$  **by** *force*

**have**  $h2: x = m ++ \text{map-add-all } ms$  **by** (*simp add: add-all-left m3*)

**show**  $x \in M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-in } ms \ Ms\}$

**unfolding** *map-Add-def* **using**  $h1 \ h2 \ m1$  **by** *blast*

**qed**

**qed**

**lemma** *map-add-seq-of-shift*:

**assumes** *seq-of-maps*  $(M \# Ms)$

**shows**  $M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\} = \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (M \# Ms)\}$

**proof**

**show**  $M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\} \subseteq \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (M \# Ms)\}$

**proof**

**fix**  $x$

**assume**  $a1: x \in M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**then obtain**  $m \ ms$  **where**  $m1: m \in M$  **and**  $m2: \text{map-seq-of } ms \ Ms$  **and**  $m3: x = m ++ \text{map-add-all } ms$

**unfolding** *map-Add-def* **by** *blast*

**have**  $h1: x = \text{map-add-all } (m \# ms)$  **by** (*simp add: add-all-left m3*)

**have**  $h2: \text{map-seq-of } (m \# ms) \ (M \# Ms)$

**by** (*metis assms m1 m2 map-seq-in.simps(2) map-seq-of-def maps-seq-of*)

**show**  $x \in \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (M \# Ms)\}$  **using**  $h1 \ h2$  **by** *blast*

**qed**

**next**

**show**  $\{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (M \# Ms)\} \subseteq M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**proof**

**fix**  $x$

```

assume a1:  $x \in \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (M \# Ms)\}$ 
then obtain m ms where m1:  $m \in M$  and m2:  $\text{map-seq-of } (m \# ms) \ (M \# Ms)$  and m3:  $x = \text{map-add-all}$ 
 $(m \# ms)$ 
  apply (simp; clarify) using map-seq-in.elims(2) map-seq-of-def by blast
  have h1:  $\text{map-seq-of } ms \ Ms$  using m2
  by (metis assms map-seq-in.simps(2) map-seq-of-def maps-seq-of seq-of-maps-hd)
  have h2:  $x = m ++ \text{map-add-all } ms$  by (simp add: add-all-left m3)
  show  $x \in M ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$ 
  using h1 h2 m1 map-Add-def by fastforce
qed
qed

```

**lemma** map-Add-seq-all:  $\text{seq-of-maps } Ms \implies \text{map-Add-seq } S \ Ms = S ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**proof** (induction Ms arbitrary: S)

**case** Nil

**have** h1:  $\text{map-Add-seq } S \ [] = S$  **by** simp

**have**  $\{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ []\} = \{\text{Map.empty}\}$

**proof**

**show**  $\{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ []\} \subseteq \{\text{Map.empty}\}$

**using** map-seq-of-empty **by** fastforce

**next**

**show**  $\{\text{Map.empty}\} \subseteq \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ []\}$

**apply** (simp add: map-add-all-def)

**by** (metis emptyE empty-set less-nat-zero-code list.size(3) map-add-seq.simps(1) map-seq-in.simps(1) map-seq-of-def)

**qed**

**hence**  $S = S ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ []\}$  **by** (metis map-Add-unit-right)

**then show** ?case **using** h1 **by** blast

**next**

**case** (Cons a Ms)

**have** h1:  $\text{map-Add-seq } (S ** a) \ Ms = (S ** a) ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**using** local.Cons seq-of-maps-hd **by** blast

**have** h2:  $\dots = S ** (a ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\})$  **by** (simp add: map-Add-assoc)

**have** h3:  $\dots = S ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ (a \# Ms)\}$

**by** (simp add: Cons.premis map-add-seq-of-shift)

**then show** ?case **by** (simp add: h1 h2)

**qed**

**lemma** map-Add-seq-Merge:

**assumes** seq-of-maps Ms

**shows**  $\text{map-Add-seq } S \ Ms = S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**proof**

**show**  $\text{map-Add-seq } S \ Ms \subseteq S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-of } ms \ Ms\}$

**proof**

**fix** x

**assume** a1:  $x \in \text{map-Add-seq } S \ Ms$

**hence** h1:  $x \in S ** \{\text{map-add-all } ms \mid ms. \text{map-seq-of } ms \ Ms\}$  **using** assms map-Add-seq-all **by** blast

**then obtain** s ms **where** s1:  $s \in S$  **and** s2:  $\text{map-seq-of } ms \ Ms$  **and** s3:  $x = s ++ \text{map-add-all } ms$

```

    unfolding map-Add-def by blast
    have h2: map-add-all ms =  $\biguplus_m$  set ms using s2 add-all[of ms] unfolding map-seq-of-def
      by (meson card-length)
    show  $x \in S ** \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-of } ms \ Ms\}$  using h2 map-Add-def s1 s2 s3 by fastforce
  qed
next
show  $S ** \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-of } ms \ Ms\} \subseteq \text{map-Add-seq } S \ Ms$ 
proof
  fix x
  assume a1:  $x \in S ** \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-of } ms \ Ms\}$ 
  then show  $x \in \text{map-Add-seq } S \ Ms$  using assms add-all map-Add-seq-all[of Ms S] unfolding map-seq-of-def
    by (smt (verit) Collect-cong card-length)
  qed
qed

```

### 7.4.2 State Pair Sequences

```

fun map-add-seq-pair where
  map-add-seq-pair (s1, s2) [] = (s1, s2)
| map-add-seq-pair (s1, s2) ((m1, m2)#ms) = map-add-seq-pair (s1 ++ m1, s2 ++ m2) ms

lemma map-add-seq-zip:
   $\llbracket \text{length } ms = \text{length } ns; xs = \text{zip } ms \ ns \rrbracket \implies \text{map-add-seq-pair } (s1, s2) \ xs = (\text{map-add-seq } s1 \ ms, \text{map-add-seq } s2 \ ns)$ 
proof (induction xs arbitrary: s1 s2 ms ns)
  case Nil
  then show ?case by force
next
  case (Cons a xs)
  then obtain a1 a2 where p1:  $a = (a1, a2)$  using old.prod.exhaust by blast
  obtain ms' where p2:  $ms = a1 \# ms'$  by (metis Cons.prem1(2) p1 prod.inject zip-eq-ConsE)
  obtain ns' where p3:  $ns = a2 \# ns'$  by (metis Cons.prem1(2) p1 prod.inject zip-eq-ConsE)
  have map-add-seq-pair (s1, s2) (a#xs) = map-add-seq-pair (s1 ++ a1, s2 ++ a2) xs by (simp add: p1)
  then show ?case using Cons.IH Cons.prem1(1) Cons.prem1(2) p2 p3 by force
qed

```

```

lemma map-add-seq-Merge-pair:
  assumes dM:  $\forall m1 \in M. \forall m2 \in M. \text{dom } m1 \cap \text{dom } m2 = \{\}$ 
    and dN:  $\forall n1 \in N. \forall n2 \in N. \text{dom } n1 \cap \text{dom } n2 = \{\}$ 
    and sM:  $M = \text{set } ms$ 
    and sN:  $N = \text{set } ns$ 
    and cM:  $\text{card } M = \text{length } ms$ 
    and cN:  $\text{card } N = \text{length } ns$ 
    and cC:  $\text{card } M = \text{card } N$ 
  shows map-add-seq-pair (sm, sn) (zip ms ns) = (sm ++  $\biguplus_m M$ , sn ++  $\biguplus_m N$ )
  using assms by (metis map-add-seq-Merge map-add-seq-zip nth-mem)

```

```

lemma map-update-merge:
  assumes d:  $a \notin \text{dom } m$ 
  shows  $[a \mapsto b] ++ m = [a \mapsto b] \uplus_m m$ 

```

by (simp add: d map-add-merge)

### 7.4.3 Indexed State and State Update Sequences

**fun** map-upd-seq **where**

map-upd-seq f s [] = s

| map-upd-seq f s (m#ms) = map-upd-seq f (s(m↦f m)) ms

**lemma** map-upd-seq-foldl: map-upd-seq f s ms = foldl (λs a. s(a↦f a)) s ms

**proof** (induction ms arbitrary: s)

case Nil

then show ?case **by** fastforce

**next**

case (Cons a ms)

then show ?case **by** simp

**qed**

**lemma** map-upd-seq-add: map-upd-seq f s ms = map-add-seq s (map (λa. [a↦f a]) ms)

**proof** (induction ms arbitrary: s)

case Nil

then show ?case **by** simp

**next**

case (Cons a ms)

have map-upd-seq f (s(a↦f a)) ms = map-add-seq (s(a↦f a)) (map (λa. [a↦f a]) ms)

using local.Cons **by** blast

then show ?case **unfolding** map-upd-seq-foldl

**by** (smt (verit, best) foldl-Cons list.distinct(1) list.inject list.simps(9)  
map-add-seq.elims singleton-map-upd)

**qed**

**lemma** map-upd-Merge:

**assumes** c: card (set xs) = length xs

**shows** map-upd-seq f s xs = s ++ (⊔<sub>m</sub> { [x↦f x] | x. x ∈ set xs })

**proof** –

**have** h0: map-upd-seq f s xs = map-add-seq s (map (λa. [a↦f a]) xs)

**proof** (induction xs arbitrary: s)

case Nil

then show ?case **by** simp

**next**

case (Cons a xs)

then show ?case **using** map-upd-seq-add **by** blast

**qed**

**have** h4: set (map (λa. [a↦f a]) xs) = { [x↦f x] | x. x ∈ set xs }

**proof** (induction xs)

case Nil

then show ?case **by** force

**next**

case (Cons a xs)

**have** x1: set (map (λa. [a↦f a]) (a#xs)) ⊆ { [x↦f x] | x. x ∈ set (a#xs) }

**proof**

```

fix x
assume a1:  $x \in \text{set } (\text{map } (\lambda a. [a \mapsto f a]) (a \# xs))$ 
show  $x \in \{[x \mapsto f x] \mid x. x \in \text{set } (a \# xs)\}$  using a1 by auto
qed
have x2:  $\{[x \mapsto f x] \mid x. x \in \text{set } (a \# xs)\} \subseteq \text{set } (\text{map } (\lambda a. [a \mapsto f a]) (a \# xs))$ 
proof
  fix x
  assume a1:  $x \in \{[x \mapsto f x] \mid x. x \in \text{set } (a \# xs)\}$ 
  show  $x \in \text{set } (\text{map } (\lambda a. [a \mapsto f a]) (a \# xs))$  using a1 by auto
qed
show ?case using x1 x2 by blast
qed
obtain ms where ms1:  $ms = \text{map } (\lambda a. [a \mapsto f a]) xs$  by blast
have h1:  $\forall i j. i < \text{length } ms \wedge j < \text{length } ms \wedge \text{dom } (ms!i) \cap \text{dom } (ms!j) \neq \{\} \longrightarrow i = j$ 
  using c apply (simp add: ms1 singleton-unfold; clarify)
  by (smt (verit, best) card-distinct disjoint-iff domIff nth-eq-iff-index-eq nth-map)
hence h2:  $\text{map-add-seq } s \ ms = s ++ (\biguplus_m \text{set } ms)$  by (simp add: map-add-seq-Merge)
hence h3:  $\dots = s ++ (\biguplus_m \{[x \mapsto f x] \mid x. x \in \text{set } xs\})$  using h4 ms1 by presburger
show ?thesis using h0 h2 h4 ms1 by auto
qed

```

#### 7.4.4 Indexed Sequences of State Sets

```

fun map-Upd-seq where
  map-Upd-seq f S [] = S
| map-Upd-seq f S (m#ms) = map-Upd-seq f { s(m↦x) | s x. s ∈ S ∧ x ∈ f m } ms

```

**definition** maps-of **where**  $\text{maps-of } f \ x = \{[x \mapsto y] \mid y. y \in f \ x\}$

**lemma** map-maps-hd:  $\text{map } (\text{maps-of } f) (x \# xs) = \{[x \mapsto y] \mid y. y \in f \ x\} \# \text{map } (\text{maps-of } f) \ xs$   
**by** (simp add: maps-of-def)

**lemma** Dom-maps-of:  $\text{Dom } (\bigcup (\text{set } (\text{map } (\text{maps-of } f) \ xs))) \subseteq \text{set } xs$

**proof** (induction xs)

case Nil

then show ?case **unfolding** Dom-def dom-def maps-of-def **by** (simp; clarify)

next

case (Cons a xs)

then show ?case **unfolding** Dom-def dom-def maps-of-def **apply** simp **by** fastforce

**qed**

**lemma** Dom-maps-of-inner:  $\forall x \in \text{set } xs. f \ x \neq \{\} \implies \text{Dom } (\bigcup (\text{set } (\text{map } (\text{maps-of } f) \ xs))) = \text{set } xs$

**proof** (induction xs)

case Nil

then show ?case **using** Dom-def **by** fastforce

next

case (Cons a xs)

**have** h1:  $\text{Dom } (\bigcup (\text{set } (\text{map } (\text{maps-of } f) \ xs))) = \text{set } xs$  **using** Cons.IH Cons.premis **by** force

**have** h2:  $\text{Dom } (\bigcup (\text{set } (\text{map } (\text{maps-of } f) (a \# xs)))) =$   
 $\text{Dom } (\bigcup (\text{set } (\{[a \mapsto y] \mid y. y \in f \ a\} \# \text{map } (\text{maps-of } f) \ xs))))$

```

    by (metis map-maps-hd)
  have h3: ... = Dom ( $\bigcup$  ( $\{ \{ [a \mapsto y] \mid y. y \in f a \} \} \cup \text{set} (\text{map} (\text{maps-of } f) xs) \)) \textbf{by force}
  have h4: ... = Dom ( $\{ [a \mapsto y] \mid y. y \in f a \} \cup \bigcup (\text{set} (\text{map} (\text{maps-of } f) xs) \)) \textbf{by force}
  have h5: ... =  $\{a\} \cup \text{Dom} (\bigcup (\text{set} (\text{map} (\text{maps-of } f) xs) \))
    unfolding Dom-def dom-def \textbf{apply simp apply} (rule antisym)
    using SUP-le-iff \textbf{apply fastforce}
    \textbf{apply} (simp; clarify)
    by (metis Cons.prem ex-in-conv fun-upd-same list.set-intros(1))
  then show ?case using h1 h2 \textbf{by force}
qed$$$ 
```

**lemma** Dom-maps-of-outer:  $\llbracket \forall x \in \text{set } xs. f x \neq \{\}; k < \text{length } xs \rrbracket \implies \text{Dom} ((\text{map} (\text{maps-of } f) xs)!k) \subseteq \text{set } xs$   
**proof** (induction xs arbitrary: k)

```

  case Nil
  then show ?case \textbf{by simp}
next
  case (Cons a xs)
  then show ?case
  \textbf{proof} (cases k = 0)
    case True
    have h1: Dom (map (maps-of f) (a # xs) ! k) = Dom (( $\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! k)$ 
      by (metis map-maps-hd)
    have h2: ... = Dom ( $\{ [a \mapsto y] \mid y. y \in f a \}$ ) \textbf{by} (simp add: True)
    have h3: ... =  $\{a\}$  using Cons.prem(1) \textbf{by} (simp add: Dom-single ex-in-conv)
    then show ?thesis using h1 h2 \textbf{by force}
  next
    case False
    have h1: Dom (map (maps-of f) (a # xs) ! k) = Dom (( $\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! k)$ 
      by (metis map-maps-hd)
    have h2: ... = Dom ((map (maps-of f) xs) ! (k-1))
      by (simp add: False zero-less-iff-neq-zero)
    then show ?thesis
      using Cons.IH Cons.prem(1) Cons.prem(2) False \textbf{apply} (simp; clarify)
      \textbf{by} (metis Suc-less-eq Suc-pred subsetD)
  qed
qed

```

**lemma** Dom-maps-of-diff:  $\llbracket \text{card} (\text{set } xs) = \text{length } xs; \forall x \in \text{set } xs. f x \neq \{\}; i < \text{length } xs; j < \text{length } xs; i \neq j \rrbracket \implies \text{Dom} ((\text{map} (\text{maps-of } f) xs)!i) \cap \text{Dom} ((\text{map} (\text{maps-of } f) xs)!j) = \{\}$

**proof** (induction xs arbitrary: i j)

```

  case Nil
  then show ?case
    \textbf{by simp}
next
  case (Cons a xs)
  then show ?case
  \textbf{proof} (cases i = 0)
    case True
    hence h1: Dom (map (maps-of f) (a # xs) ! i) =  $\{a\}$ 
      unfolding Dom-def dom-def maps-of-def \textbf{apply simp apply} (rule antisym)

```



```

    apply clarify
    apply (metis option.distinct(1) singleton-unfold)
    apply clarify using Cons.prem(2) by auto
  have h2:  $j > 0$  using Cons.prem(5) True by force
  hence h3:  $\text{Dom} (\text{map} (\text{maps-of } f) (a \# xs) ! j) = \text{Dom} ((\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! j)$ 
    by simp
  have h4:  $\dots = \text{Dom} (\text{map} (\text{maps-of } f) xs ! (j-1))$  using h2 by force
  have h5:  $\dots \subseteq \text{set } xs$ 
    using h2
    by (metis Cons.prem(2) Cons.prem(4) Dom-maps-of-outer One-nat-def Suc-less-eq Suc-pred
        length-Cons set-subset-Cons subsetD)
  then show ?thesis
    by (metis Cons.prem(1) Int-insert-left-if0 card-distinct distinct.simps(2) h1 h3 h4
        inf-bot-left subsetD)
next
case False
  hence h0:  $i > 0$  by simp
  then show ?thesis
  proof (cases  $j = 0$ )
    case True
  hence h1:  $\text{Dom} (\text{map} (\text{maps-of } f) (a \# xs) ! j) = \{a\}$ 
    unfolding Dom-def dom-def maps-of-def apply simp apply (rule antisym)
    apply clarify
    apply (metis option.distinct(1) singleton-unfold)
    apply clarify using Cons.prem(2) by auto
  have h2:  $\text{Dom} (\text{map} (\text{maps-of } f) (a \# xs) ! i) = \text{Dom} ((\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! i)$ 
    by (metis map-maps-hd)
  have h4:  $\dots = \text{Dom} (\text{map} (\text{maps-of } f) xs ! (i-1))$  using h1 False by force
  have h5:  $\dots \subseteq \text{set } xs$ 
    by (metis Cons.prem(2) Cons.prem(3) Dom-maps-of-outer False One-nat-def Suc-less-eq
        Suc-pred bot-nat-0.not-eq-extremum length-Cons set-subset-Cons subset-iff)
  then show ?thesis
    by (metis Cons.prem(1) Int-insert-right card-distinct distinct.simps(2) h1 h2 h4 inf-bot-right subsetD)
next
case False
  have h6:  $\text{Dom} (\text{map} (\text{maps-of } f) (a \# xs) ! i) = \text{Dom} ((\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! i)$ 
    by (simp add: maps-of-def)
  have i6:  $\dots = \text{Dom} (\text{map} (\text{maps-of } f) xs ! (i-1))$  by (simp add: h0)
  have h7:  $\text{Dom} (\text{map} (\text{maps-of } f) (a \# xs) ! j) = \text{Dom} ((\{ [a \mapsto y] \mid y. y \in f a \} \# \text{map} (\text{maps-of } f) xs) ! j)$ 
    by (simp add: maps-of-def)
  have i7:  $\dots = \text{Dom} (\text{map} (\text{maps-of } f) xs ! (j-1))$  by (simp add: False zero-less-iff-neq-zero)
  have x1:  $i-1 < \text{length } xs$  using Cons.prem(3) h0 by auto
  have x2:  $j-1 < \text{length } xs$  using Cons.prem(4) False by force
  have x3:  $i-1 \neq j-1$  by (metis Cons.prem(5) False Suc-pred' gr-zeroI h0)
  have x4:  $\text{Dom} (\text{map} (\text{maps-of } f) xs ! (i-1)) \cap \text{Dom} (\text{map} (\text{maps-of } f) xs ! (j-1)) = \{\}$ 
    by (metis Cons.IH Cons.prem(1) Cons.prem(2) card-distinct distinct.simps(2) distinct-card
        list.set-intros(2) x1 x2 x3)
  then show ?thesis using h6 h7 i6 i7 by blast
qed
qed

```

qed

**lemma** *map-Upd-seq-comp*:  $\text{map-Upd-seq } f (\text{map-Upd-seq } f S \text{ } xs) \text{ } ys = \text{map-Upd-seq } f S (xs @ ys)$

**proof** (*induction xs arbitrary: S*)

case *Nil*

then show ?case by simp

next

case (*Cons a xs*)

then show ?case by simp

qed

**lemma** *map-Upd-comp-mono*:  $S \subseteq T \implies \text{map-Upd-seq } f S \text{ } xs \subseteq \text{map-Upd-seq } f T \text{ } xs$

**proof** (*induction xs arbitrary: S T*)

case *Nil*

then show ?case by simp

next

case (*Cons a xs*)

show ?case

**proof**

fix *x*

assume  $x \in \text{map-Upd-seq } f S (a \# xs)$

hence  $x \in \text{map-Upd-seq } f \{s(a \mapsto x) \mid s \text{ } x. s \in S \wedge x \in f a\} \text{ } xs$

by simp

hence  $x \in \text{map-Upd-seq } f \{s(a \mapsto x) \mid s \text{ } x. s \in T \wedge x \in f a\} \text{ } xs$

using *Cons.IH*[of  $\{s(a \mapsto x) \mid s \text{ } x. s \in S \wedge x \in f a\} \{s(a \mapsto x) \mid s \text{ } x. s \in T \wedge x \in f a\}$ ] *Cons.prem*s] by blast

then show  $x \in \text{map-Upd-seq } f T (a \# xs)$  using *Cons.IH* by simp

qed

qed

**lemma** *map-Upd-seq-comp-in*:  $\llbracket x \in (\text{map-Upd-seq } f S \text{ } xs); y \in \text{map-Upd-seq } f \{x\} \text{ } ys \rrbracket \implies y \in \text{map-Upd-seq } f S (xs @ ys)$

**proof** (*induction xs arbitrary: S*)

case *Nil*

then show ?case

by (*metis* (*no-types*, *opaque-lifting*) *empty-subsetI in-mono insert-subsetI map-Upd-comp-mono map-Upd-seq-comp*)

next

case (*Cons a xs*)

then show ?case by simp

qed

**lemma** *map-Upd-one*:  $\text{map-Upd-seq } f \{a\} [m] = \{ a(m \mapsto x) \mid x. x \in f m \}$  by force

**lemma** *map-Upd-Add*:

assumes *c*:  $\text{card } (\text{set } xs) = \text{length } xs$

shows  $\text{map-Upd-seq } f S \text{ } xs = \text{map-Add-seq } S (\text{map } (\text{maps-of } f) \text{ } xs)$

**proof** (*induction xs arbitrary: S*)

case *Nil*

then show ?case by simp

next

```

case (Cons a xs)
have h1: map-Upd-seq f (S ** { [a ↦ y] | y. y ∈ f a }) xs =
  map-Add-seq (S ** { [a ↦ y] | y. y ∈ f a }) (map (maps-of f) xs) using local.Cons by blast
have h2: map-Upd-seq f S (a # xs) = map-Upd-seq f { s(a↦y) | s y. s ∈ S ∧ y ∈ f a } xs by simp
have h3: { s(a↦y) | s y. s ∈ S ∧ y ∈ f a } = S ** { [a ↦ y] | y. y ∈ f a }
proof
  show { s(a ↦ y) | s y. s ∈ S ∧ y ∈ f a } ⊆ S ** { [a ↦ y] | y. y ∈ f a }
  apply (simp add: map-Add-def; clarify) by force
next
  show S ** { [a ↦ y] | y. y ∈ f a } ⊆ { s(a ↦ y) | s y. s ∈ S ∧ y ∈ f a }
  apply (simp add: map-Add-def; clarify) by auto
qed
have h4: map-Add-seq (S ** { [a ↦ y] | y. y ∈ f a }) (map (maps-of f) xs) =
  map-Add-seq S (map (maps-of f) (a # xs))
  by (simp add: maps-of-def)
then show ?case using h1 h2 h3 by presburger
qed

lemma [| k < length xs; x ∉ set xs |] ⇒ x ∉ Dom (map (maps-of f) xs ! k)
proof (induction xs arbitrary: k)
  case Nil
  then show ?case
  unfolding Dom-def dom-def by fastforce
next
  case (Cons a xs)
  have k1: k = 0 ⇒ Dom (map (maps-of f) (a # xs) ! k) ⊆ {a}
  apply (simp add: map-maps-hd[of f a xs] maps-of-def Dom-def dom-def; clarify)
  by (metis domI domIff singleton-unfold)
  have k2: k ≠ 0 ⇒ Dom (map (maps-of f) (a # xs) ! k) ⊆ Dom (map (maps-of f) xs ! (k-1)) by auto
  show ?case using Cons.IH Cons.prem1 Cons.prem2 k1 k2
  apply (simp; clarify)
  using less-Suc-eq-0-disj by auto
qed

lemma seq-of-map-maps:
  [| card (set xs) = length xs; ∀ x ∈ set xs. f x ≠ {} |] ⇒ seq-of-maps (map (maps-of f) xs)
proof (induction xs)
  case Nil
  then show ?case by (simp add: seq-of-maps-def)
next
  case (Cons a xs)
  have h1: seq-of-maps (map (maps-of f) xs)
    by (meson Cons.IH Cons.prem1 Cons.prem2 card-distinct distinct.simps(2) distinct-card
      list.set-intros(2))
  have h2: ∀ i j. i < length (map (maps-of f) (a # xs)) ∧ j < length (map (maps-of f) (a # xs)) ∧
    Dom ((map (maps-of f) (a # xs))!i) ∩ Dom ((map (maps-of f) (a # xs))!j) ≠ {} ⇒ i = j
    using Dom-maps-of-diff by (metis Cons.prem1 Cons.prem2 length-map)
  have h3: ∀ M ∈ set (map (maps-of f) (a # xs)). ∀ m₁ ∈ M. ∀ m₂ ∈ M. dom m₁ = dom m₂
    using h1 unfolding maps-of-def seq-of-maps-def apply clarify by fastforce
  then show ?case by (metis h2 seq-of-maps-def)

```

qed

### 7.4.5 Merging of Indexed Sequences of State Sets

**lemma** *map-Upd-Merge*:

**assumes**  $c$ :  $\text{card } (\text{set } xs) = \text{length } xs$

**assumes**  $f$ :  $\forall x \in \text{set } xs. f x \neq \{\}$

**shows**  $\text{map-Upd-seq } f S xs = S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs)\}$

**proof**

**show**  $\text{map-Upd-seq } f S xs \subseteq S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs)\}$

**proof**

**fix**  $x$

**assume**  $a1$ :  $x \in \text{map-Upd-seq } f S xs$

**hence**  $h1$ :  $x \in \text{map-Add-seq } S (\text{map } (\text{maps-of } f) xs)$  **using**  $c$  *map-Upd-Add* **by** *blast*

**have**  $h2$ :  $\text{seq-of-maps } (\text{map } (\text{maps-of } f) xs)$  **using**  $c$  *f seq-of-map-maps* **by** *blast*

**hence**  $h2$ :  $x \in S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-of } ms (\text{map } (\text{maps-of } f) xs)\}$

**using**  $h1$  *map-Add-seq-Merge* **by** *blast*

**show**  $x \in S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs)\}$

**using**  $c$  *f h2 map-seq-of-wk[of - map (maps-of f) xs]*

*maps-seq-of[of map (maps-of f) xs] seq-of-map-maps[of xs f]*

**by** (*smt (verit, best) Collect-cong*)

qed

**next**

**show**  $S ** \{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs)\} \subseteq \text{map-Upd-seq } f S xs$

**using**  $c$  *f map-Upd-Add[of xs f S] map-seq-of-wk[of - map (maps-of f) xs]*

*maps-seq-of[of map (maps-of f) xs] seq-of-map-maps[of xs f]*

*map-Add-seq-Merge[of map (maps-of f) xs S]* **apply** *clarify*

**by** (*smt (z3) CollectD CollectI map-Add-def*)

qed

**lemma** *map-seq-in-dom*:  $\llbracket \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs); m \in \text{set } ms \rrbracket \implies \text{dom } m \subseteq \text{set } xs$

**proof** (*induction xs arbitrary: ms*)

**case** *Nil*

**then show** *?case* **using** *map-seq-in-length* **by** *fastforce*

**next**

**case** (*Cons a xs*)

**obtain**  $z zs$  **where**  $z1$ :  $ms = z \# zs$  **by** (*meson Cons.prem(2) list.set-cases*)

**hence**  $h1$ :  $m \in \text{set } zs \implies \text{dom } m \subseteq \text{set } xs$  **using** *Cons.prem Cons.IH* **apply** *simp* **by** *blast*

**have**  $h2$ :  $\text{map } (\text{maps-of } f) (a \# xs) = \{[a \mapsto y] \mid y. y \in f a\} \# \text{map } (\text{maps-of } f) xs$

**by** (*metis map-maps-hd*)

**have**  $\text{dom } z \subseteq \{a\}$  **using** *Cons.prem(1)* **apply** (*simp add: h2 z1 maps-of-def*)

**using** *dom-eq-singleton-conv* **by** *force*

**then show** *?case* **using** *Cons.prem(2) h1 z1* **by** *auto*

qed

**lemma** *map-seq-merge-el*:  $\llbracket \text{map-seq-in } ms (\text{map } (\text{maps-of } f) xs); c \in \text{set } xs; \text{card } (\text{set } xs) = \text{length } xs \rrbracket \implies (\biguplus_m \text{ set } ms) \$ c \in f c$

**proof** (*induction xs arbitrary: ms*)

**case** *Nil*

**then show** *?case* **using** *map-seq-in-length* **by** *fastforce*

```

next
  case (Cons a as)
  obtain z zs where z1: ms = z#zs
    by (metis list.discI list.simps(9) local.Cons(2) map-seq-in.elims(2))
  hence z2: map-seq-in zs (map (maps-of f) as) using Cons.prem(1) by fastforce
  have h2: map (maps-of f) (a # xs) = {[a ↦ y] | y. y ∈ f a} # map (maps-of f) xs
    by (metis map-maps-hd)
  have z3: z $ a ∈ f a
    using Cons.prem apply (simp add: z1)
    unfolding maps-of-def apply clarify
    by simp
  have h3: z ∈ {[a ↦ y] | y. y ∈ f a} using Cons.prem(1) h2 z1 by force
  have z4: card (set as) = length as
    by (meson Cons.prem(3) card-distinct distinct.simps(2) distinct-card)
  have z5: c ∈ set as  $\implies \biguplus_m \text{ set } zs \ \$ \ c \in f \ c$  using Cons.IH z2 z4 by blast
  have z6:  $\forall x \in \text{set } zs. \text{dom } z \cap \text{dom } x = \{\}$ 
    using h3 z2 apply simp
    by (metis Cons.prem(3) Int-emptyI card-distinct distinct.simps(2) dom-empty dom-fun-upd
      map-seq-in-dom option.distinct(1) singletonD subsetD)
  have z7:  $\text{dom } (\biguplus_m \text{ set } zs) \cap \text{dom } z = \{\}$ 
    by (metis inf.idem inf-bot-right inf-commute not-dom-Merge z6)
  hence z8:  $(\biguplus_m \text{ set } zs \uplus_m z) \ \$ \ c \in f \ c$ 
  proof (cases c ∈ set as)
    case True
      then show ?thesis using h3 z5 z6 z7
        by (smt (verit) CollectD Cons.prem(3) card-distinct distinct.simps(2) domIff
          map-add-dom-app-simps(3) map-add-merge map-get-def singleton-unfold)
    case False
      then show ?thesis using h3 z3 z6 z7
        by (smt (verit, best) Cons.prem(2) domI fun-upd-same inf.commute map-add-comm map-add-merge
          map-some-val mem-Collect-eq set-ConsD map-le-def map-merge-left-sub)
  qed
  then show ?case
    by (smt (verit, best) Diff-insert-absorb dom-eq-empty-conv inf.idem list.set-intros(1)
      list.simps(15) merge-Merge-diff merge-unit remdups.simps(2) set-remdups z1 z6)
  qed

lemma map-seq-fun-dep:
  assumes card (set xs) = length xs
    and c ∈ set xs
    and m ∈  $\{\biguplus_m \text{ set } ms \mid ms. \text{map-seq-in } ms \ (\text{map } (\text{maps-of } f) \ xs)\}$ 
  shows m $ c ∈ f c
  using assms map-seq-merge-el by fastforce

lemma map-seq-merge-subset:  $\llbracket \text{map-seq-in } ms \ (\text{map } (\text{maps-of } f) \ xs) \rrbracket \implies \text{dom } (\biguplus_m \text{ set } ms) \subseteq \text{set } xs$ 
proof (induction xs arbitrary: ms)
  case Nil
    then show ?case using map-seq-in-length by fastforce
  next

```

```

case (Cons a xs)
then show ?case by (smt (verit) UN-least dual-order.trans map-Merge-dom-sub map-seq-in-dom)
qed

```

```

lemma map-seq-dom-sub:
  assumes  $m \in \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of } f) \text{ xs})}\}$ 
  shows  $\text{dom } m \subseteq \text{set } xs$ 
  using assms map-seq-merge-subset by blast

```

```

lemma map-seq-merge-eq:  $\llbracket \text{map-seq-in } ms \text{ (map (maps-of } f) \text{ xs}); \text{ card (set } xs) = \text{length } xs \rrbracket \implies \text{dom } (\biguplus_m \text{ set } ms) = \text{set } xs$ 

```

```

proof

```

```

  show  $\llbracket \text{map-seq-in } ms \text{ (map (maps-of } f) \text{ xs}); \text{ card (set } xs) = \text{length } xs \rrbracket \implies \text{dom } (\biguplus_m \text{ set } ms) \subseteq \text{set } xs$ 
  by (simp add: map-seq-merge-subset)

```

```

next

```

```

  show  $\llbracket \text{map-seq-in } ms \text{ (map (maps-of } f) \text{ xs}); \text{ card (set } xs) = \text{length } xs \rrbracket \implies \text{set } xs \subseteq \text{dom } (\biguplus_m \text{ set } ms)$ 

```

```

  proof (induction xs arbitrary: ms)

```

```

    case Nil

```

```

    then show ?case by simp

```

```

  next

```

```

    case (Cons a as)

```

```

    obtain z zs where  $z1: ms = z \# zs$ 

```

```

      by (meson Cons.prem1 list.discI list.map-disc-iff map-seq-in.elims(2))

```

```

    have  $z2: \text{map (maps-of } f) (a \# as) = \{[a \mapsto y] \mid y. y \in f a\} \# \text{map (maps-of } f) as$ 

```

```

      by (metis map-maps-hd)

```

```

    have  $z3: \text{map-seq-in } zs \text{ (map (maps-of } f) as)$  using Cons.prem1  $z1$  by auto

```

```

    then have  $z4: \text{set } as \subseteq \text{dom } (\biguplus_m \text{ set } zs)$  using Cons.IH

```

```

      by (meson Cons.prem2 card-distinct distinct.simps(2) distinct-card)

```

```

    have  $z5: z \in \{[a \mapsto y] \mid y. y \in f a\}$  using Cons.prem1  $z2$  by force

```

```

    then have  $z6: a \in \text{dom } z$  by fastforce

```

```

    have  $z7: \forall x \in \text{set } zs. \text{dom } z \cap \text{dom } x = \{\}$  using Cons.prem2  $z3$   $z5$  apply simp

```

```

      by (metis Cons.prem2 IntD2 card-distinct distinct.simps(2) dom-eq-singleton-conv
        empty-subsetI insert-disjoint(2) le-iff-inf map-seq-in-dom)

```

```

    have  $a1: a \notin \text{set } as$  by (meson Cons.prem2 card-distinct distinct.simps(2))

```

```

    have  $a2: a \notin \text{dom } (\biguplus_m \text{ set } zs)$  using  $a1$  map-seq-merge-subset  $z3$  by blast

```

```

    have  $a3: \biguplus_m \text{ set } ms = \biguplus_m (\text{set } zs \cup \{z\})$  by (simp add:  $z1$ )

```

```

    have  $a4: \dots = \biguplus_m \text{ set } zs \uplus_m z$  using merge-Merge-union  $z7$  by blast

```

```

    show ?case using  $a3$   $a4$   $z3$   $z4$   $z6$   $z7$ 

```

```

      by (smt (verit, ccv-threshold) inf-commute insert-Diff insert-disjoint(2) insert-subset
        list.simps(15) map-le-implies-dom-le map-merge-left-sub map-merge-right-sub
        map-seq-merge-subset not-dom-Merge subset-antisym)

```

```

  qed

```

```

qed

```

```

lemma map-seq-dom-dep:

```

```

  assumes  $\text{card (set } xs) = \text{length } xs$ 

```

```

  and  $m \in \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of } f) \text{ xs})}\}$ 

```

```

  shows  $\text{dom } m = \text{set } xs$ 

```

```

  using assms map-seq-merge-eq by fastforce

```

**end**

# Part IV

## Examples



## Chapter 8

# Model Examples

This chapter includes examples of how the HAMR model-driven development tool chain translates AADL instance model information into the types defined in `Model.thy`. Along with the model information, lemmas for model well-formedness are generated, and these are automatically proved by Isabelle. This information is derived directly from and is traceable to the representation of AADL model information in HAMR-generated code.

### 8.1 Temperature Control Example

#### 8.1.1 AADL Model Overview




Figure 8.1: Temperature Control Example – AADL Graphical View

Figure 8.1 presents the AADL graphical view for a simple temperature control system that maintains a temperature according to a set point containing high and low bounds for the target temperature. The periodic `tempSensor` thread measures the temperature and transmits the reading on its `currentTemp` data port. It sends a notification on its `tempChanged` event port if it detects that the temperature has changed since the last reading. When the sporadic (event-driven) `tempControl` thread receives a `tempChanged` event, it reads the value on its `currentTemp` data port and compares it with the most recent set point. If the current temperature exceeds the high set point or drops below the low set point, the fan is turned on or off respectively. In turn, the fan acknowledges these commands.

```

thread TempControl
  features
    -- === INPUTS ===
    currentTemp: in data port TempSensor::Temperature.i;
    tempChanged: in event port;
    fanAck: in event data port CoolingFan::FanAck;
    setPoint: in event data port SetPoint.i;
    -- === OUTPUTS ===
    fanCmd: out event data port CoolingFan::FanCmd;
  properties
    Dispatch_Protocol => Sporadic;
    Period => 1 sec;
end TempControl

```

Figure 8.2: Temperature Control Thread – AADL Textual View

AADL's textual view for the component type definition of the `TempControl` thread is shown in Figure 8.2. Because `TempControl` is event-triggered, it will be dispatched by arrival of events on any of the `tempChanged`, `fanAck`, `setPoint` ports. Most interesting for us is the dispatching on the arrival of the `tempChanged` event. In this case, the thread application logic will read the `currentTemp` data port, compare the value to the most recent `setPoint` values, and compute an appropriate state for the fan, sending an on/off command over the `fanCmd` port if necessary.

### Isabelle Model Representation

```

theory TempControlModel
  imports Model
begin

```

The following are *PortDescr* definitions for the ports of the `TempSensor` component.

*PortDescr* for the `currentTemp` port. The names and ids for ports and components are generated from what HAMR uses for code generation.

```

definition TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp where
  TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp =
    mkPortDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp" — Fully-qualified port name.
      (PortId 0) — Port identifier for this port.
      (CompId 0) — Component identifier for the parent component for this port.
      Out — Port direction.
      Data — Port kind.
      1 — Maximum number of values in port buffer.
      0 — Urgency (priority).
      DropOldest

```

Add this definition to the list of definitions that will be automatically unfolded by the Isabelle simplifier. This is primarily used to automatically prove model well-formedness using the "simp" tactic.

```

declare TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp-def [simp add]

```

*PortDescr* for the `tempChanged` port.

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged* **where**  
*TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged* =  
*mkPortDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged"* — Fully-qualified port name.  
*(PortId 1)* — Port identifier for this port.  
*(CompId 0)* — Component identifier for the parent component for this port.  
*Out* — Port direction.  
*Event* — Port kind.  
*1* — Maximum number of values in port buffer.  
*0* — Urgency (priority).  
*DropOldest*

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged-def* [*simp add*]

Now, we have the *CompDescr* definition for the **TempSensor** component.

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempSensor* **where**  
*TempControlSoftwareSystem-s-Instance-tcproc-tempSensor* =  
*mkCompDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-tempSensor"* — Fully-qualified component name.  
*(CompId 0)* — Component identifier for this component.  
*{(PortId 0),(PortId 1)}* — Set of identifiers of ports that belong to this component.  
*DispatchProtocol.Periodic* — Dispatch protocol.  
*{}* — Identifiers of ports that are dispatch triggers.  
*{}* — Identifiers of component local variables.

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-def* [*simp add*]

Explanations for other ports and components are similar.

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd* **where**  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd* =  
*mkPortDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd"*  
*(PortId 2)*  
*(CompId 1)*  
*In*  
*Event*  
*1*  
*0*  
*DropOldest*

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd-def* [*simp add*]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck* **where**  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck* =  
*mkPortDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck"*  
*(PortId 3)*  
*(CompId 1)*

*Out*  
*Event*  
 1  
 0  
*DropOldest*

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck-def* [*simp add*]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan* **where**

*TempControlSoftwareSystem-s-Instance-tcproc-fan* =  
*mkCompDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-fan"*  
 (CompId 1)  
 {(PortId 2),(PortId 3)}  
*DispatchProtocol.Sporadic*  
 {(PortId 2)}  
 {}

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-fan-def* [*simp add*]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp* **where**

*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp* =  
*mkPortDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp"*  
 (PortId 4)  
 (CompId 2)  
*In*  
*Data*  
 1  
 0  
*DropOldest*

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp-def* [*simp add*]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck* **where**

*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck* =  
*mkPortDescr*  
*"TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck"*  
 (PortId 5)  
 (CompId 2)  
*In*  
*Event*  
 1

```

0
DropOldest
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck-def [simp add]

definition TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint where
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint =
    mkPortDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint"
      (PortId 6)
      (CompId 2)
      In
      Event
      1
      0
      DropOldest

declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint-def [simp add]

definition TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged where
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged =
    mkPortDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged"
      (PortId 8)
      (CompId 2)
      In
      Event
      1
      0
      DropOldest

declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged-def [simp add]

definition TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd where
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd =
    mkPortDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd"
      (PortId 7)
      (CompId 2)
      Out
      Event
      1
      0
      DropOldest

```

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd-def* [simp add]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl* **where**

```
TempControlSoftwareSystem-s-Instance-tcproc-tempControl =
  mkCompDescr
    "TempControlSoftwareSystem-s-Instance-tcproc-tempControl"
    (CompId 2)
    {(PortId 4),(PortId 5),(PortId 6),(PortId 8),(PortId 7)}
    DispatchProtocol.Sporadic
    {(PortId 5),(PortId 6),(PortId 8)}
    {}
```

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-def* [simp add]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp* **where**

```
TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp =
  mkPortDescr
    "TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp"
    (PortId 9)
    (CompId 3)
    In
    Data
    1
    0
    DropOldest
```

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp-def* [simp add]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged* **where**

```
TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged =
  mkPortDescr
    "TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged"
    (PortId 11)
    (CompId 3)
    In
    Event
    1
    0
    DropOldest
```

**declare** *TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged-def* [simp add]

```

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint where
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint =
    mkPortDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint"
      (PortId 10)
      (CompId 3)
      Out
      Event
      1
      0
      DropOldest

```

```

declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint-def [simp add]

```

```

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface where
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface =
    mkCompDescr
      "TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface"
      (CompId 3)
      {(PortId 9),(PortId 11),(PortId 10)}
      DispatchProtocol.Periodic
      {}
      {}

```

```

declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-def [simp add]

```

The definition below specifies the connections of the system.

```

definition sysConns
  where sysConns = map-of [
    ((PortId 0), {(PortId 4),(PortId 9)}), — TempSensor currentTemp is connected to currentTemp ports for
    TempControl and OperatorInterface.
    ((PortId 1), {(PortId 8),(PortId 11)}), — TempSensor tempChanged is connected to tempChanged ports for
    TempControl and OperatorInterface.
    ((PortId 3), {(PortId 5)}), — TempControl fanCmd is connected to fanCmd port of Fan component.
    ((PortId 7), {(PortId 2)}), — Fan ack is connected to ack port of TempControl component.
    ((PortId 10), {(PortId 6)}) — OperatorInterface setPoint is connected to setPoint port of TempControl
    component.
  ]
declare sysConns-def [simp add]

```

The definition below maps each port identifier to a port descriptor.

```

definition sysPortDescrs
  where sysPortDescrs = map-of [
    ((PortId 0), TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp),
    ((PortId 1), TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged),
    ((PortId 2), TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd),

```

```

((PortId 3), TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck),
((PortId 4), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp),
((PortId 5), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck),
((PortId 6), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint),
((PortId 8), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged),
((PortId 7), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd),
((PortId 9), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp),
((PortId 11), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged),
((PortId 10), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint)
]
declare sysPortDescrs-def [simp add]

```

The definition below maps each component identifier to a component descriptor.

```

definition sysCompDescrs
  where sysCompDescrs = map-of [
    ((CompId 0), TempControlSoftwareSystem-s-Instance-tcproc-tempSensor),
    ((CompId 1), TempControlSoftwareSystem-s-Instance-tcproc-fan),
    ((CompId 2), TempControlSoftwareSystem-s-Instance-tcproc-tempControl),
    ((CompId 3), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface)
  ]
declare sysCompDescrs-def [simp add]

```

The definition below is the top-level model structure for the system.

```

definition sysModel
  where sysModel = mkModel sysCompDescrs sysPortDescrs sysConns
declare sysModel-def [simp add]

```

The following definitions establish various model well-formedness properties.

```

lemma sysModel-wf-Model-PortDescr: wf-Model-PortDescr sysModel
  by (simp add: wf-Model-PortDescr-def wf-PortDescr-def)

```

```

lemma sysModel-wf-Model-PortDescrsIds: wf-Model-PortDescrsIds sysModel
  by (simp add: wf-Model-PortDescrsIds-def)

```

```

lemma sysModel-wf-Model-CompDescrsIds: wf-Model-CompDescrsIds sysModel
  by (simp add: wf-Model-CompDescrsIds-def)

```

```

lemma sysModel-wf-Model-PortDescrsCompId: wf-Model-PortDescrsCompId sysModel
  by (simp add: wf-Model-PortDescrsCompId-def)

```

```

lemma sysModel-wf-Model-CompDescrsContainedPortIds: wf-Model-CompDescrsContainedPortIds sysModel
  by (simp add: wf-Model-CompDescrsContainedPortIds-def)

```

```

lemma sysModel-wf-Model-ConnsPortIds: wf-Model-ConnsPortIds sysModel
  by (simp add: wf-Model-ConnsPortIds-def)

```

```

lemma sysModel-wf-Model-DisjointPortIds: wf-Model-DisjointPortIds sysModel
  by (simp add: wf-Model-DisjointPortIds-def)

```



**lemma** *sysModel-wf-Model-ConnsPortCategories*: *wf-Model-ConnsPortCategories sysModel*  
**by** (*simp add: wf-Model-ConnsPortCategories-def*)

**lemma** *sysModel-wf-Model-ConnsNoDataPortFanIn*: *wf-Model-ConnsNoDataPortFanIn sysModel*  
**by** (*simp add: wf-Model-ConnsNoDataPortFanIn-def; force*)

**lemma** *sysModel-wf-Model-CompDescrsDispatchTriggers*: *wf-Model-CompDescrsDispatchTriggers sysModel*  
**by** (*simp add: wf-Model-CompDescrsDispatchTriggers-def*)

**lemma** *sysModel-wf-Model-SporadicComp*: *wf-Model-SporadicComp sysModel*  
**by** (*simp add: wf-Model-SporadicComp-def*)

**lemma** *sysModel-wf-Model-PeriodicComp*: *wf-Model-PeriodicComp sysModel*  
**by** (*simp add: wf-Model-PeriodicComp-def*)

**end**

## Chapter 9

# Initial State Examples

This chapter includes examples of how the HAMR model-driven development tool chain generates runtime state information into the Isabelle AADL-HSM state representation. This information is derived directly from and is traceable to the representation of AADL model information and state information in HAMR-generated code.

### 9.1 Temperature Control Example

#### TempControl Initial Thread States

```
theory TempControlInitialThreadStates
imports Model VarState PortState ThreadState
begin
```

In the current HAMR implementation, all ports have queues of size 1, and the overflow policy of all port queues is **DropEarliest**. Therefore, HAMR AADL-HSM generation defines a empty queue with these attributes. The initial state of each thread has port states set to this empty queue.

```
definition empty-queue:: int Queue where [simp add]:
  empty-queue = mk-empty-queue 1 DropOldest
```

The following definitions are generated by HAMR to represent the initial state of the **TempSensor** thread.

Local thread variable state: The **TempSensor** thread has no variables, so the *VarState* is an empty map.

```
definition TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tvar-initial :: int VarState where [simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tvar-initial = Map.empty
```

Infrastructure Input Port State: The **TempSensor** thread has no input ports, the infrastructure input port state *infi* is an empty map.

```
definition TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-infi-initial :: int PortState where [simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-infi-initial = Map.empty
```

Application Input Port State: The `TempSensor` thread has no input ports, the application input port state `appi` is an empty map.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appi-initial :: int PortState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appi-initial = Map.empty`

Application Output Port State: The `TempSensor` thread has two output ports `currentTemp` and `tempChanged`, so the `PortIds` for those ports are mapped to empty queues.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial :: int PortState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial = map-of [((PortId 0), empty-queue), ((PortId 1), empty-queue)]`

Infrastructure Output Port State: The `TempSensor` thread has two output ports `currentTemp` and `tempChanged`, so the `PortIds` for those ports are mapped to empty queues.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial :: int PortState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial = map-of [((PortId 0), empty-queue), ((PortId 1), empty-queue)]`

The `DispatchStatus` for the thread is set to `NotEnabled`.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-disp-initial :: DispatchStatus where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-disp-initial = NotEnabled`

The values above are combined into a record to form the initial thread state for `TempSensor` thread.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-initial :: int ThreadState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-initial =`  
`( tstate`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-infi-initial`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appi-initial`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tvar-initial`  
`TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-disp-initial`  
`)`

State definitions for the remaining components are similar.

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-fan-tvar-initial :: int VarState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-fan-tvar-initial = Map.empty`

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-fan-infi-initial :: int PortState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-fan-infi-initial = map-of [((PortId 2), empty-queue)]`

**definition** `TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial :: int PortState where [simp add]:`  
`TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial = map-of [((PortId 2), empty-queue)]`

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial* = *map-of* [((*PortId* 3), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial* = *map-of* [((*PortId* 3), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initial* :: *DispatchStatus* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initial* = *NotEnabled*

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-fan-initial* :: *int ThreadState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-fan-initial* =  
 ( *tstate*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-infi-initial*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-tvar-initial*  
   *TempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initial*  
 )

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tvar-initial* :: *int VarState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tvar-initial* = *Map.empty*

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial* = *map-of* [((*PortId* 4), *empty-queue*),((*PortId* 5), *empty-queue*),((*PortId* 6), *empty-queue*),((*PortId* 8), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial* = *map-of* [((*PortId* 4), *empty-queue*),((*PortId* 5), *empty-queue*),((*PortId* 6), *empty-queue*),((*PortId* 8), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial* = *map-of* [((*PortId* 7), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial* :: *int PortState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial* = *map-of* [((*PortId* 7), *empty-queue*)]

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-disp-initial* :: *DispatchStatus* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-disp-initial* = *NotEnabled*

**definition** *TempControlSoftwareSystem-s-Instance-tcproc-tempControl-initial* :: *int ThreadState* **where** [*simp add*]:  
*TempControlSoftwareSystem-s-Instance-tcproc-tempControl-initial* =

```

( tstate
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tvar-initial
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-disp-initial
)

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tvar-initial :: int VarState where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tvar-initial = Map.empty

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial :: int PortState where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial = map-of [((PortId 9), empty-queue),((PortId
11), empty-queue)]

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appi-initial :: int PortState where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appi-initial = map-of [((PortId 9), empty-queue),((PortId
11), empty-queue)]

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial :: int PortState where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial = map-of [((PortId 10), empty-queue)]

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-info-initial :: int PortState where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-info-initial = map-of [((PortId 10), empty-queue)]

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-disp-initial :: DispatchStatus where
[simp add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-disp-initial = NotEnabled

definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-initial :: int ThreadState where [simp
add]:
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-initial =
  ( tstate
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appi-initial
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-info-initial
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tvar-initial
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-disp-initial
  )

end

```

# Bibliography

- [1] P. H. Feiler and D. P. Gluch. *Model-Based Engineering with AADL: An Introduction to the SAE Architecture Analysis & Design Language*. Addison-Wesley, 2013.
- [2] J. Hatcliff, J. Hugues, D. Stewart, and L. Wrage. Formalization of the AADL run-time services. In *Leveraging Applications of Formal Methods, Verification and Validation - 11th International Symposium on Leveraging Applications of Formal Methods, ISoLA 2022, Rhodes, Greece, 2022*.