Mechanized Abstract Semantics of AADL as implemented by HAMR

Stefan Hallerstede and John Hatcliff January 14, 2025

Contents

Ι	\mathbf{St}	atic Model Structure	4
1	Rep	presenting AADL Model Information	Ę
	1.1	Identifiers	ļ
		1.1.1 Port Identifiers <i>PortId</i>	6
		1.1.2 Component Identifiers CompId	6
		1.1.3 Variable Identifiers VarId	6
	1.2	Ports Descriptors	(
		1.2.1 Port Descriptor Well-formedness	8
		1.2.2 Helper Functions for Working with Ports and Port Descriptors	8
	1.3	Component Descriptors	Ç
			1(
	1.4		1(
	1.5		1(
	1.6		11
		•	11
		•	12
	1.7		14
	1.8	*	17
п	D	cuntime State and Behavior	L 9
11	. 1	tuntime State and Denavior	Ιč
2	Rep	presenting AADL Runtime State Information	2(
	2.1	Variable States	20
	2.2	Queues	21
		2.2.1 Structures	21
		2.2.2 Well-formedness Definitions	22
		2.2.3 Operations	23
		2.2.4 Operation Properties	24
	2.3	Port States	26
		2.3.1 Structures	27
		2.3.2 Well-formedness Definitions	27
		2.3.3 Operations	28
		2.3.4 Operation Properties	31

CONTENTS 2

	2.4	Thread States	36
		2.4.1 Structures	36
		2.4.2 Well-formedness Definitions	38
		2.4.3 Initial Thread States	40
	2.5	System States	41
		2.5.1 System Phase Structures	42
			42
		2.5.3 System State Structures	43
		· ·	44
			46
3	$\mathbf{A}\mathbf{A}$	DL Runtime Thread Dispatching Behavior	48
	3.1		48
			50
			52
			52
4	\mathbf{Thr}	* * * · · · · · · · · · · · · · · · · ·	5 5
	4.1	Relational Behavior of Thread Application Logic	55
		4.1.1 Application Logic Relations	55
5	Sys	tem Behavior	59
	5.1	Thread Execution	59
		5.1.1 Initialize Entry Point	59
	5.2	System Execution	60
6	Ver	ification Framework	65
	6.1	Deductive Schemas	65
		6.1.1 Initialization Phase	65
Η	I I	Libraries	31
7	Stat	te Reordering	82
	7.1		82
	7.2	Sets of States and State Updates	
	7.3	Merging States	
	7.4		91
			91
		7.4.2 State Pair Sequences	-
		7.4.3 Indexed State and State Update Sequences	
		7.4.4 Indexed Sequences of State Sets	
		7.4.5 Merging of Indexed Sequences of State Sets	

IV	Examples 111	
	Model Examples1128.1 Temperature Control Example1128.1.1 AADL Model Overview112	
	Initial State Examples1219.1 Temperature Control Example121	

Part I Static Model Structure

Chapter 1

Representing AADL Model Information

This chapter provides definitions for representing AADL static model information and associated model well-formedness specifications.

The static model structure is designed to represent HAMR-relevant content from a AADL system instance model [1, Section 2.2]. The system instance model is a rather complicated structure and an external representation for it has not yet been standardized. When HAMR code generation executes, it generates a JSON instance model representation that also includes model annex information, e.g., including GUMBO contract information.¹

Subsequently in the HAMR code generation tool chain, the JSON instance model representation is converted into a simplified Slang data structure, which in the HAMR code base is held in the ArchDescription.scala file. It is this data structure that forms the basis of the HAMR Isabelle model representation in this theory file.

In summary, given a system model in the AADL sublanguage processed by HAMR, HAMR can generate instances of the types defined in this theory. This provides the basis for proving properties about system's structure and behavior.

The theory uses Isabelle's Set and Map theories to represent model structures, but includes some additional helper functions in the SetsAndMaps theory.

theory Model imports Main SetsAndMaps begin

1.1 Identifiers

This section includes types for representing different types of identifiers.

¹The HAMR instance model definition is an extension of the XML instance model representation in the Ocarina AADL code generation framework (whose development was led by Jerome Hugues).

1.1.1 Port Identifiers PortId

Port is the main category of feature appearing on the interface of AADL software components. AADL tools typicially will need some concise way of uniquely referring to ports. When generating a model representation from AADL source, HAMR will generate a unique natural number identifier for each port, which is used throughout the HAMR run-time infrastructure.

(ToDo: add remark about new representation using Slang range types. That is, Slang range types are used to restrict the ranges of portlds and similar ranges. Should the translation generate a constraint corresponding to that range?)

datatype PortId = PortId nat

Sets of port identifiers are frequently used in the model representation, so we introduce an appropriate type synonym.

type-synonym PortIds = PortId set

1.1.2 Component Identifiers CompId

Component identifier definitions are similar to those for port identifiers. **Note:** In the current AADL formalization, threads are the only category of components represented.

datatype CompId = CompId nat

type-synonym CompIds = CompId set

1.1.3 Variable Identifiers VarId

Variable identifiers are also similar to port identifiers, except that strings are used for readability instead of numbers.

 ${f datatype}\ {\it VarId} = {\it VarId}\ {\it string}$

type-synonym VarIds = VarId set

1.2 Ports Descriptors

Port descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component port. The descriptor includes the port's direction (in or out), kind (Event, Data, or Event Data), size (i.e., the size of the buffer associated with the port) and other user-specified properties of the port that are recognized by HAMR.

PortDirection indicates the directionality of the port. Note that HAMR only accepts unidirectional ports. AADL's bi-directional in out ports are disallowed because they complicate analysis, semantics, and code generation.

```
\begin{array}{c} \mathbf{datatype} \ \mathit{PortDirection} = \\ \mathit{In} \ | \ \mathit{Out} \end{array}
```

PortKind indicates the possible AADL port category. Event ports model interrupt signals or other notification-oriented messages without payloads. Data ports model shared memory between components

or distributed memory services where an update to a distributed memory cell is automatically propagated to other components that declare access to the cell. *Event data* ports model asynchronous messages with payloads, such as in publish-subscribe frameworks). Definitions in Section 2.3 specify the state representation for storage associated with ports. Inputs to event and event data ports are buffered. The buffer sizes and overflow policies can be configured per port using standardized AADL properties. Inputs to data ports are not buffered; newly arriving data overwrites the previous value.

```
datatype PortKind =
   Event | Data | EventData
```

The *PortDescr* includes the following fields

- name the printable name of the port for reporting and debugging purposes,
- id the unique identifier for the port, as generated by the HAMR code generator,
- compId the unique identifier for the component to which this port belongs,
- direction the direction of the port (in or out)
- kind the AADL port category for the port (event, data, or eventdata),
- queueSize the capacity (maximum number of items) of the buffer associated with the port, as declared by the Queue_Size port property in the AADL model (see the AADL standard Section 8.3). When a size is not specified in the AADL model, the size value defaults to 1). Data ports always have a size of 1.
- ohp corresponds to the AADL standard property Overflow_Handling_Protocol (see the AADL standard Section 8.3). This policy choice determines the behavior of an enqueue operation when the port queue is full.

Define an enumerated type to represent the possible values of the AADL Overflow_Handling_Protocol (see the AADL standard Section 8.3.3 (35)) indicating the behavior of an enqueue operation when the port queue is full.

 $\mathbf{datatype}\ Overflow Handling Protocol = Drop Newest \mid Drop Oldest \mid Error \mid Unbounded$

- DropNewest the newly arriving item is dropped (not enqueued).
- DropOldest the oldest item in the queue is dequeued and the newly arriving item is enqueued.
- Error This option can be declared in the semantics currently, but it is not fully specified because the AADL standard underspecifies the intended semantics. The AADL standard states that a thread error state results and a thread may determine the port that caused the error by consulting the thread state Dispatch Status value (Section 8.3.3 (35)). Section A.4 also adds "the threads error recovery to be invoked".
- Unbounded not a valid AADL standard concept, but allowed to support prototyping in HAMR and this formalization.

The default setting (enforced by the HAMR translation into Isabelle) is DropOldest. This is relevant for data ports because it achieves the desired data port semantics of overwriting the currently held value.

```
record PortDescr =
  name :: string
  id :: PortId
  compId :: CompId
  direction :: PortDirection
  kind :: PortKind
  queueSize :: nat — Corresponds to standard AADL property Queue_Size.
  urgency :: nat — Corresponds to standard AADL property Urgency.
  ohp :: OverflowHandlingProtocol — Corresponds to standard AADL property Overflow_Handling_Protocol.
```

1.2.1 Port Descriptor Well-formedness

A port descriptor is well-formed iff

- the queue size specified in the port descriptor is greater than 0.
- if the port is a data port, then its queue size must be equal to 1 (as specified in the AADL standard Section 8.3 (3)).

(The AADL standard has a global properties Max_Queue_Size Max_Urgency to bound all port-specific Queue_Size and Urgency values. We do not need that in the semantics now, but it could be added and enforced in well-formedness checks.)

```
definition wf-PortDescr :: PortDescr \Rightarrow bool

where wf-PortDescr pd \equiv (PortDescr.queueSize pd > 0)

\land (PortDescr.kind pd = Data \longrightarrow PortDescr.queueSize pd = 1)
```

1.2.2 Helper Functions for Working with Ports and Port Descriptors

The following function can be used to abbreviate the declaration of port descriptors.

```
\begin{array}{l} \textbf{fun} \ \textit{mkPortDescr} \ \textbf{where} \ \textit{mkPortDescr} \ \textit{n} \ \textit{i} \ \textit{ci} \ \textit{d} \ \textit{k} \ \textit{s} \ \textit{u} \ \textit{op} \\ = ( \mid \textit{name} = \ \textit{n}, \ \textit{id} = \textit{i}, \ \textit{compId} = \ \textit{ci}, \ \textit{direction} = \textit{d}, \ \textit{kind} = \ \textit{k}, \ \textit{queueSize} = \ \textit{s}, \ \textit{urgency} = \ \textit{u}, \ \textit{ohp} = \ \textit{op} ) \end{array}
```

The following helper functions query properties of ports as captured in port descriptors.

```
fun isInPD :: PortDescr \Rightarrow bool where isInPD pd = (direction pd = In)

Is the port an output port?

fun isOutPD :: PortDescr \Rightarrow bool where isOutPD pd = (direction pd = Out)
```

Is the port an input port?

Is the port a data port?

```
fun isDataPD :: PortDescr \Rightarrow bool where isDataPD pd = (kind \ pd = Data)
```

Is the port an event port?

```
fun isEventPD :: PortDescr \Rightarrow bool where isEventPD pd = (kind \ pd = Event)
```

Is the port an event data port?

```
fun isEventDataPD :: PortDescr \Rightarrow bool where isEventDataPD pd = (kind pd = EventData)
```

Is the port an event-like port? Note: we use the term *event-like* to refer to ports that are either event ports or event data ports. This combined reference is useful because event-like ports are queued and have similar port update semantics, whereas data ports are not queued.

```
fun isEventLikePD :: PortDescr \Rightarrow bool where isEventLikePD pd = ((kind pd = Event) \lor (kind pd = EventData))
```

1.3 Component Descriptors

Similar to port descriptors, Component Descriptors combine pieces of information from the AADL instance model into a single structure that provides attributes of a component. In the current formalization, only Thread components are represented. Therefore, properties included in the component descriptor pertain to AADL Thread components.

The following data type represents possible values of the AADL Dispatch_Protocol Thread property (See the AADL standard Section 5.4.2 (45). Periodic threads are dispatched at regular intervals as defined by the AADL Period property (time and associated timing properties are not represented currently). Sporadic threads are dispatched up the arrival of messages on event-like ports. The specific conditions for thread dispatching are formalized in Chapter 3. HAMR currently does not support the remaining AADL dispatch protocols (Aperiodic, Timed, Hybrid).

```
{f datatype} \ {\it DispatchProtocol} = {\it Periodic} \ | \ {\it Sporadic}
```

The CompDescr includes the following fields

- name the printable name of the component for reporting and debugging purposes,
- id the unique identifier for the component, as generated by the HAMR code generator,
- portIds set of unique identifiers for the ports that are declared on the interface of the component, for the component to which this port belongs,
- dispatchProtocol the value of the AADL property Dispatch_Protocol for this (thread) component,
- dispatchTriggers the set of identifiers for event-like input ports that can act as dispatch triggers for this thread (for a longer discussion, see Chapter 3),
- compVars the set of identifiers for variables that contribute to the behavior of the component, as specified by GUMBO contract declarations.

```
record CompDescr =
name :: string
id :: CompId
portIds :: PortIds
dispatchProtocol :: DispatchProtocol
dispatchTriggers :: PortIds
varIds :: VarIds
```

1.3.1 Helper Functions for Working with Components and Component Descriptors

The following function can be used to abbreviate the declaration of component descriptors.

```
fun mkCompDescr where mkCompDescr n i pis dp dts v =  ( name=n, id=i, portIds=pis, dispatchProtocol=dp, dispatchTriggers=dts, varIds=v )
```

The following helper functions query properties of components as captured in component descriptors.

Is the component a periodic thread?

```
fun isPeriodicCD :: CompDescr \Rightarrow bool where isPeriodicCD \ cd = (dispatchProtocol \ cd = Periodic) Is the component a sporadic thread?

fun isSporadicCD :: CompDescr \Rightarrow bool where isSporadicCD \ cd = (dispatchProtocol \ cd = Sporadic)
```

1.4 Connections

Connections are represented as a map from a connection source PortId to a set of one or more target PortIds.

```
\mathbf{type}	ext{-}\mathbf{synonym}\ \mathit{Conns} = (\mathit{PortId},\ \mathit{PortIds})\ \mathit{map}
```

1.5 Models

The complete static model consists of three maps (lookup tables):

- modelCompDescrs: associates component ids to component descriptors,
- modelPortDescrs: associates port ids to port descriptors,
- modelConns: associates each source port id to a set of target port ids to which it is connected.

```
record Model =
  modelCompDescrs :: (CompId, CompDescr) map
  modelPortDescrs :: (PortId, PortDescr) map
  modelConns :: Conns
```

A helper function for abbreviating the construction of model structures.

```
\begin{array}{ll} \textbf{fun} \ \textit{mkModel} \ \textbf{where} \ \textit{mkModel} \ \textit{compdescrs} \ \textit{portdescrs} \ \textit{conns} = \\ (| \ \textit{modelCompDescrs} = \ \textit{compdescrs}, \ \ \textit{modelPortDescrs} = \ \textit{portdescrs}, \\ \textit{modelConns} = \ \textit{conns} \ |) \end{array}
```

1.6 Model Helper Functions

This section defines helper function for accessing model elements.

1.6.1 Model-wide Queries About Components and Ports

The first set of helper functions are queries across an entire model (not limited to a particular component).

Return the component identifiers in model m.

```
\mathbf{fun} \ modelCIDs:: Model \Rightarrow CompId \ set
 where modelCIDs\ m = dom\ (modelCompDescrs\ m)
Return the port identifiers in model m.
fun modelPIDs:: Model \Rightarrow PortId set
 where modelPIDs\ m = dom\ (modelPortDescrs\ m)
Does model m include a component (id) c?
fun inModelCID :: Model \Rightarrow CompId \Rightarrow bool
 where inModelCID \ m \ c = (c \in modelCIDs \ m)
Does model m include a port (id) p?
\mathbf{fun} \ inModelPID :: Model \Rightarrow PortId \Rightarrow bool
 where inModelPID \ m \ p = (p \in modelPIDs \ m)
Does model m include a input port (id) p?
\mathbf{fun} \ \mathit{isInPID} :: \mathit{Model} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isInPID \ m \ p = (direction \ (modelPortDescrs \ m \ \$ \ p) = In)
Does model m include an output port (id) p?
fun isOutPID :: Model \Rightarrow PortId \Rightarrow bool
 where isOutPID m p = (direction (modelPortDescrs m \$ p) = Out)
Does model m include a port (id) p with queue capacity n?
fun isQueueSizePID :: Model <math>\Rightarrow PortId \Rightarrow nat \Rightarrow bool
 where isQueueSizePID \ m \ p \ n = (queueSize \ (modelPortDescrs \ m \ \$ \ p) = n)
Return the queue capacity of port (id) p in model m.
fun queueSizePID :: Model \Rightarrow PortId \Rightarrow nat
 where queueSizePID \ m \ p = (queueSize \ (modelPortDescrs \ m \ \$ \ p))
```

```
Return the kind (data, event, event data) of port (id) p in model m.
fun kindPID :: Model \Rightarrow PortId \Rightarrow PortKind
 where kindPID \ m \ p = (kind \ (modelPortDescrs \ m \ \$ \ p))
Does model m include a data port (id) p?
fun isDataPID :: Model \Rightarrow PortId \Rightarrow bool
 where isDataPID \ m \ p = (kindPID \ m \ p = Data)
Does model m include an event port (id) p?
fun isEventPID :: Model \Rightarrow PortId \Rightarrow bool
 where isEventPID \ m \ p = (kindPID \ m \ p = Event)
Does model m include an event data port (id) p?
\mathbf{fun} \ \mathit{isEventDataPID} :: \mathit{Model} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isEventDataPID \ m \ p = (kindPID \ m \ p = EventData)
Does model m include an event-like port (id) p?
fun isEventLikePID :: Model <math>\Rightarrow PortId \Rightarrow bool
 where isEventLikePID \ m \ p = ((kindPID \ m \ p = Event) \lor (kindPID \ m \ p = EventData))
Return the urgency of port (id) p in model m.
fun urgencyPID :: Model \Rightarrow PortId \Rightarrow nat
 where urgencyPID \ m \ p = (urgency \ (modelPortDescrs \ m \ \$ \ p))
Is source port (id) p1 connected to target port (id) p2?
fun connectedPIDs :: Model \Rightarrow PortId \Rightarrow PortId \Rightarrow bool
 where connectedPIDs m p1 p2 = (p2 \in ((modelConns \ m) \ p1))
```

1.6.2 Queries About Ports Associated With a Specific Component

The second set of helper functions support queries about properties of a particular component, which can be indicated by its id (i.e. *CompId*) or component descriptor (i.e. *CompDescr*)

```
In model m, does component (id) c have a data port (id) p?

fun isPortOfCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
where isPortOfCIDPID m c p = (p \in (portIds ((modelCompDescrs m) \$ c)))
In model m, does component (descriptor) cd have a var (id) v?

fun isVarOfCD :: Model \Rightarrow CompDescr \Rightarrow VarId \Rightarrow bool
where isVarOfCD m cd v = (v \in (varIds cd))
In model m, does component (id) c have a var (id) v?

fun isVarOfCID :: Model \Rightarrow CompId \Rightarrow VarId \Rightarrow bool
where isVarOfCID :: Model \Rightarrow CompId \Rightarrow VarId \Rightarrow bool
where isVarOfCID m c v = isVarOfCD m ((modelCompDescrs m) \$ c) v
In model m, does component (descriptor) cd have an input port (id) p?
```

```
fun isInCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isInCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isInPD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have an input port (id) p?
fun isInCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isInCIDPID \ m \ c = isInCDPID \ m \ ((modelCompDescrs \ m) \ \ c)
In model m, does component (descriptor) cd have an output port (id) p?"
fun isOutCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where is Out CDPID m cd p = (p \in (port Ids \ cd) \land is Out PD ((model Port Describer m) \$ p))
In model m, does component (id) c have an output port (id) p?"
fun isOutCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isOutCIDPID \ m \ c = isOutCDPID \ m \ ((modelCompDescrs \ m) \ \$ \ c)
In model m, does component (descriptor) cd have a data port (id) p?"
fun isDataCDPID :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isDataCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isDataPD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have a data port (id) p?"
fun isDataCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isDataCIDPID \ m \ c = isDataCDPID \ m \ (modelCompDescrs \ m \ \$ \ c)
In model m, does component (descriptor) cd have an event port (id) p?"
\mathbf{fun} \ \mathit{isEventCDPID} :: \mathit{Model} \Rightarrow \mathit{CompDescr} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isEventCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isEventPD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have an event port (id) p?"
fun isEventCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isEventCIDPID\ m\ c=isEventCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
In model m, does component (descriptor) cd have an event-like port (id) p?"
fun isEventLikeCDPID :: Model <math>\Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isEventLikeCDPID \ m \ cd \ p = (p \in (portIds \ cd) \land isEventLikePD \ ((modelPortDescrs \ m) \ \$ \ p))
In model m, does component (id) c have an event-like port (id) p?"
fun isEventLikeCIDPID :: Model <math>\Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isEventLikeCIDPID\ m\ c = isEventCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
In model m, does component (descriptor) cd have a input data port (id) p?"
\mathbf{fun} \ \mathit{isInDataCDPID} :: Model \Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isInDataCDPID \ m \ cd \ p = (p \in (portIds \ cd))
                             \land (let \ pd = ((modelPortDescrs \ m) \ \$ \ p)
                                in (isInPD \ pd \land isDataPD \ pd)))
```

In model m, does component (id) c have an input data port (id) p?"

```
fun isInDataCIDPID :: Model \Rightarrow CompId \Rightarrow PortId \Rightarrow bool
 where isInDataCIDPID\ m\ c = isInDataCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
In model m, does component (descriptor) cd have an input event-like port (id) p?"
fun isInEventLikeCDPID :: Model <math>\Rightarrow CompDescr \Rightarrow PortId \Rightarrow bool
 where isInEventLikeCDPID \ m \ cd \ p = (p \in (portIds \ cd))
                             \land (let \ pd = ((modelPortDescrs \ m) \ \$ \ p)
                                in (isInPD \ pd \land isEventLikePD \ pd)))
In model m, does component (id) c have an input event-like port (id) p?"
\mathbf{fun} \ \mathit{isInEventLikeCIDPID} :: \mathit{Model} \Rightarrow \mathit{CompId} \Rightarrow \mathit{PortId} \Rightarrow \mathit{bool}
 where isInEventLikeCIDPID\ m\ c = isInEventLikeCDPID\ m\ ((modelCompDescrs\ m)\ \ c)
Return the ports belonging to component (id) c in model m.
fun portsOfCID :: Model \Rightarrow CompId \Rightarrow PortId set
 where portsOfCID \ m \ c = portIds \ ((modelCompDescrs \ m) \ \ \ c)
Return the input ports belonging to component (id) c in model m.
\mathbf{fun} \ \mathit{inPortsOfCID} :: \mathit{Model} \Rightarrow \mathit{CompId} \Rightarrow \mathit{PortId} \ \mathit{set}
 where inPortsOfCID\ m\ c = \{p\ .\ isInCIDPID\ m\ c\ p\}
Return the input data ports belonging to component (id) c in model m.
fun inDataPortsOfCID :: Model \Rightarrow CompId \Rightarrow PortId set
 where inDataPortsOfCID\ m\ c = \{p\ .\ isInDataCIDPID\ m\ c\ p\}
Return the input event-like ports belonging to component (id) c in model m.
fun inEventLikePortsOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId \ set
 where inEventLikePortsOfCID\ m\ c = \{p\ .\ isInEventLikeCIDPID\ m\ c\ p\}
Return the output ports belonging to component (id) c in model m.
fun outPortsOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId set
 where outPortsOfCID\ m\ c = \{p\ .\ isOutCIDPID\ m\ c\ p\}
Return the dispatch triggers (port ids) belonging to component (id) c in model m.
fun dispatchTriqqersOfCID :: Model <math>\Rightarrow CompId \Rightarrow PortId \ set
 where dispatchTriggersOfCID m c = dispatchTriggers ((modelCompDescrs m) \$ c)
```

1.7 Model Well-formedness Properties

We now define a collection of well-formedness properties for models. The notion of well-formed model (wf-Model) is defined as the conjunction of all of these properties.

When HAMR generates an Isabelle representation of an AADL, all of these properties are automatically proven.

The model is finite, i.e., the sets of descriptors are finite.

```
definition wf-Model-Finite :: Model <math>\Rightarrow bool
```

```
where wf-Model-Finite m \equiv finite (dom (modelCompDescrs <math>m)) \land finite (dom (modelPortDescrs <math>m))
```

Each port descriptor in the modelPortDescrs map is well-formed.

```
definition wf-Model-PortDescr :: Model \Rightarrow bool where wf-Model-PortDescr m \equiv (\forall p \in dom \ (modelPortDescrs \ m). \ wf-PortDescr \ ((modelPortDescrs \ m) \ \ \ p))
```

For each entry (p:: PortId, pd:: PortDescr) in the port descriptors map, the port id in the descriptor pd matches p.

```
definition wf-Model-PortDescrsIds :: Model \Rightarrow bool where wf-Model-PortDescrsIds m \equiv (\forall p \in dom \ (modelPortDescrs \ m). \ p = PortDescr.id \ ((modelPortDescrs \ m) \ \ \ p))
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, the comp id in the descriptor cd matches c.

```
definition wf-Model-CompDescrsIds :: Model \Rightarrow bool

where wf-Model-CompDescrsIds m \equiv (\forall c \in dom \ (modelCompDescrs \ m) \ . \ c = CompDescr.id \ ((modelCompDescrs \ m) \ $ \ c))
```

For each entry (p:: PortId, pd:: PortDescr) in the port descriptors map, the comp id indicating the enclosing component for the port is in the domain of the component descriptors map.

```
definition wf-Model-PortDescrsCompId :: Model \Rightarrow bool where wf-Model-PortDescrsCompId m \equiv (\forall p \in dom \ (modelPortDescrs \ m). PortDescr.compId \ ((modelPortDescrs \ m) \ \ \ p) \in dom \ (modelCompDescrs \ m))
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, the port ids of component's contained ports are contained in the domain of the port descriptor map.

```
definition wf-Model-CompDescrsContainedPortIds :: <math>Model \Rightarrow bool where wf-Model-CompDescrsContainedPortIds m \equiv (\forall c \in dom \ (modelCompDescrs \ m). \ (CompDescr.portIds \ ((modelCompDescrs \ m) \ \ \ c)) \subseteq dom \ (modelPortDescrs \ m))
```

For each pair of component ids c, d in the model, the sets of ids of ports belonging to those components are disjoint.

```
definition wf-Model-DisjointPortIds :: Model ⇒ bool

where wf-Model-DisjointPortIds m \equiv

(\forall c \in dom \ (modelCompDescrs \ m).

\forall d \in dom \ (modelCompDescrs \ m).

(c \neq d \longrightarrow ((CompDescr.portIds \ ((modelCompDescrs \ m) \ \$ \ c) \cap CompDescr.portIds \ ((modelCompDescrs \ m) \ \$ \ d)) = \{\})))
```

For each entry (p:: PortId, s:: PortId set) in the connections map, the port id p and the port ids s = p1, ..., pn are in the domain of the port descriptor map.

```
definition wf-Model-ConnsPortIds :: Model <math>\Rightarrow bool
```

```
where wf-Model-ConnsPortIds m \equiv (\forall p \in dom \ (modelConns \ m). \ (p \in dom \ (modelPortDescrs \ m)) \\ \land \ ((modelConns \ m) \ \$ \ p) \subseteq dom \ (modelPortDescrs \ m))
```

For each entry (p:: PortId, s:: PortId set) in the connections map, p is an output port and the ports in p' in s are input ports and the port kinds of p and p' match.

```
definition wf-Model-ConnsPortCategories :: Model \Rightarrow bool

where wf-Model-ConnsPortCategories m \equiv (\forall p \in dom \ (modelConns \ m).(isOutPID \ m \ p) \land (\forall p' \in ((modelConns \ m) \ \$ \ p).(isInPID \ m \ p') \land (kindPID \ m \ p = kindPID \ m \ p')))
```

No "fan in" for data ports: for each p1, p2 that are connection sources in the connections map, if p1 and p2 both connect to a target port q and q is a data port, then p1 and p2 must be identical (see AADL standard Section 9.1 (L11)), and also Section 9.2.2 (20) – "Data ports are restricted to 1-n connectivity, i.e., a data port can have multiple outgoing connections, but only one incoming connection per mode. Since data ports hold a single data state value, multiple incoming connections would result in multiple sources overwriting each others values in the destination port variable."

```
definition wf-Model-ConnsNoDataPortFanIn :: Model \Rightarrow bool where wf-Model-ConnsNoDataPortFanIn m \equiv (\forall p1 \in dom \ (modelConns \ m). \forall p2 \in dom \ (modelConns \ m). \\ \forall q. \ connectedPIDs \ m \ p1 \ q \land connectedPIDs \ m \ p2 \ q \land isDataPID \ m \ q \\ \longrightarrow p1 = p2)
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, the port ids of the declared dispatch triggers must be input event-like ports belonging to the components.

```
definition wf-Model-CompDescrsDispatchTriggers :: <math>Model \Rightarrow bool where wf-Model-CompDescrsDispatchTriggers <math>m \equiv (\forall c \in dom \ (modelCompDescrs \ m). (dispatchTriggersOfCID \ m \ c \subseteq inEventLikePortsOfCID \ m \ c))
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, if c is Sporadic, then cd's dispatchTriggers is non-empty. HAMR currently ignores dispatch trigger declarations in periodic ports. NOTE: the AADL standard does not require that dispatch triggers are declared in Sporadic threads. The standard specifies that, in the absence of dispatch trigger declarations in Sporadic threads, ALL event-like ports are treated as dispatch triggers by default. We do not include the logic for "by default". Instead, we assume that the HAMR Isabelle model generation strategy will look for any dispatch trigger declarations for the thread in the AADL model, and if no such declarations exist, the translation will explicitly insert in dispatchTriggers field in the CompDescr, a set containing the set of all event-like input ports for the thread. This simplifies the logic in the Isabelle model and HAMR code-base.

```
definition wf-Model-SporadicComp :: Model \Rightarrow bool

where wf-Model-SporadicComp m \equiv

(\forall c \in dom \ (modelCompDescrs \ m). \ (isSporadicCD \ (modelCompDescrs \ m \ c))

\longrightarrow (dispatchTriggers \ (modelCompDescrs \ m \ c)) \neq empty)
```

For each entry (c:: CompId, cd:: CompDescr) in the component descriptors map, if c is Periodic, then cd's dispatchTriggers is empty.

```
definition wf-Model-PeriodicComp :: Model <math>\Rightarrow bool
```

```
where wf-Model-PeriodicComp m ≡
(\forall c \in dom \ (modelCompDescrs \ m). \ (isPeriodicCD \ (modelCompDescrs \ m \ c))
\longrightarrow (dispatchTriggers \ (modelCompDescrs \ m \ c)) = empty)
The following top-level definition for well-formed models is the conjunction of the properties above.
```

```
 \begin{array}{l} \textbf{definition} \  \, wf\text{-}Model :: Model \Rightarrow bool \\ \textbf{where} \  \, wf\text{-}Model \  \, m \equiv \\   \, wf\text{-}Model\text{-}Finite \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}PortDescr \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}PortDescrsIds \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}CompDescrsIds \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}PortDescrsCompId \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}CompDescrsContainedPortIds \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}CompDescrsContainedPortIds \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}ConnsPortIds \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}ConnsPortCategories \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}ConnsNoDataPortFanIn \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}CompDescrsDispatchTriggers \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}SporadicComp \  \, m \\   \, \land \  \, wf\text{-}Model\text{-}PeriodicComp \  \, m \\  \, \land \  \, wf\text{-}Model\text{-}PeriodicComp \  \, m \\  \, \end{matrix}
```

Finiteness of models is implied by other wf conditions, e.g. wf-SystemSchedule, but might occasionally needed to be assumed explicitly.

```
definition finite-Model :: Model \Rightarrow bool

where finite-Model m \equiv finite (dom (modelCompDescrs m)) \land finite (dom (modelPortDescrs m))
```

1.8 Properties Derived from Well-formedness

The following helper lemmas lift constraints on queue capacity specified in the lower-level port descriptors to the top-level model abstractions.

```
lemma wf-model-implies-data-ports-capacity:
 assumes wf-m: wf-Model m
    and p-in-m: p \in dom \ (modelPortDescrs \ m)
    and p-is-dataport: isDataPID m p
  shows (queueSizePID \ m \ p) = 1
proof -
 from p-is-dataport have h1: (kind (modelPortDescrs m \$ p)) = Data by auto
 from wf-m have h2: wf-Model-PortDescr m unfolding wf-Model-def by auto
 from h2 have h3: wf-PortDescr ((modelPortDescrs m) $ p) by (simp add: p-in-m wf-Model-PortDescr-def)
 from h3 h1 show ?thesis by (simp add: wf-PortDescr-def)
qed
lemma
 assumes wf-m: wf-Model m
    and p-in-m: p \in dom \ (modelPortDescrs \ m)
    and p-is-dataport: isDataPID m p
  shows (queueSizePID \ m \ p) = 1
proof -
```

```
from p-is-dataport have h1: (kind (modelPortDescrs \ m \ \$ \ p)) = Data by auto
 from wf-m have h3: wf-PortDescr ((modelPortDescrs m) $ p)
   by (auto simp add: p-in-m wf-Model-def wf-Model-PortDescr-def wf-PortDescr-def)
 from h3 h1 show ?thesis by (simp add: wf-PortDescr-def)
qed
lemma wf-model-implies-port-capacity-ge-one:
 assumes wf-m: wf-Model m
    and p-in-m: inModelPID m p
   shows 1 \le (queueSizePID \ m \ p)
proof -

    Unfold well-formedness properties.

 from wf-m have h1: wf-Model-PortDescr m unfolding wf-Model-def by auto
 from h1 have h2: wf-PortDescr ((modelPortDescrs m) $ p) using wf-Model-PortDescr-def p-in-m by simp
    - The definition of well-formedness for port descriptors includes the condition that the maximum queue
capacity is greater than 0.
 from h2 have h3: 0 < queueSize ((modelPortDescrs m) \$ p) by (simp \ add: \ wf-PortDescr-def)
 — ..and from this we can show that the capacity is greater than or equal to 1.
 from h3 show ?thesis by auto
qed
\mathbf{lemma}\ is In CIDPID-implies-p-in-m:
 \mathbf{assumes}\ \mathit{wf-m}\colon\ \mathit{wf-Model}\ \mathit{m}
    and p-assm: isInCIDPID m t p
    and t-in-m: t \in modelCIDs m
   shows inModelPID m p
proof -
 from assms show ?thesis
   \mathbf{using}\ \textit{wf-Model-def}\ \textit{wf-Model-CompDescrsContainedPortIds-def}
   by auto
qed
end
```

Part II Runtime State and Behavior

Chapter 2

Representing AADL Runtime State Information

2.1 Variable States

Real-time tasks often have local state (e.g., variables declared within the source code of a thread) that are used to store values of input devices and intermediate results of task calculations. Because the AADL standard focus on architectural specifications it has no specification notation for thread-local variables. However, the BLESS AADL behavioral specification language has the ability to specify thread-local variables for threads, and the GUMBO contract language continues and extends the concept.

In GUMBO, thread entry point contracts specify real-time task behaviors in terms of pre/post-conditions that semantically are *relations* between input port values and values of thread-local variables at the time of thread dispatch to output port values and (possibly updated) values of thread-local variables at the time at which the thread completes its entry point computation.

In this Isabelle formalization, specifications of thread application logic are not "hard-wired" to GUMBO style contracts, but they are designed to be sufficient for representing GUMBO contracts. Accordingly, thread application logic behavior is defined in terms of relations as described above (see Section 4.1.1). To support the above concepts, the representation of thread's state includes values of thread-local variables, e.g., as declared in GUMBO state declarations. When HAMR generates the Isabelle representation of threads, it will automatically generate from GUMBO state declarations a listing of thread-local variables in each threads CompDescr. Intuitively, each thread state includes a VarState field representing a "store" that maps each CompDescr specified local variable to a value.

 $\begin{array}{c} \textbf{theory} \ \textit{VarState} \\ \textbf{imports} \ \textit{Main} \ \textit{Model SetsAndMaps} \\ \textbf{begin} \end{array}$

A VarState is used to represent the state of a thread's local variables whose value persist between thread dispatches.

A *VarState* is a map, associating a var id with a value of type 'a, representing the value of the variable. The notion of application variable type and value is not fully developed at this point, so we parameterize

the VarState of a type a representing a universal value type.

```
type-synonym 'a VarState = (VarId, 'a) map
```

Currently, we do not have any conditions for well-formedness for a VarState. Later on, we will need to add conditions, e.g., to indicate stored values match a variable's type. So leave a placeholder for well-formedness.

```
 \begin{array}{l} \textbf{definition} \ \textit{wf-VarState-dom} :: 'a \ \textit{VarState} \Rightarrow \textit{VarIds} \Rightarrow \textit{bool} \ \textbf{where} \\ \textit{wf-VarState-dom} \ \textit{vs} \ \textit{vars} \equiv (\textit{dom} \ \textit{vs}) = \textit{vars} \\ \\ \textbf{definition} \ \textit{wf-VarState} :: 'a \ \textit{VarState} \Rightarrow \textit{VarIds} \Rightarrow \textit{bool} \ \textbf{where} \\ \textit{wf-VarState} \ \textit{vs} \ \textit{vars} \equiv \textit{wf-VarState-dom} \ \textit{vs} \ \textit{vars} \\ \end{array}
```

 \mathbf{end}

2.2 Queues

In the AADL runtime, buffered storage for event and event data ports is represented using queues. To obtain a uniform storage representation for ports (which simplifies the semantics), our semantics also represents data port storage using queues, but well-formed properties will constrain data port queues to always have one element.

AADL port queues are of bounded size – the bound is specified using the Queue_Size port property in the AADL model, and this value is stored in the port descriptor data structure (the field *size*) defined in Model.thy.

This theory defines a *Queue* data type representation for AADL queues using Isabelle lists. The data type implements AADL's different *overflow handling protocols* that indicate what the semantics should be when clients attempt to insert a value into a full queue.

```
theory Queue
imports Main Model
begin
```

2.2.1 Structures

Define a record type to represent queue values with the following fields:

- error when the OHP is set to Error, this field is used to indicate that the queue is in an error state.
- buffer the representation of queue storage
- qsize [static] the maximum number of elements that the buffer (queue) can hold. The value for this field should be equal to the Queue_Size port property in the AADL model (default is 1), which is held in the *PortDescr* from Model.thy. If the OHP is unbounded, this value is ignored.
- qohp [static] the OHP for the queue. The value for this field should be equal to the OHP port property in the AADL model (default is DropOldest), which is held in the *PortDescr* from Model.thy

Fields marked *static* are set at the creation time for the record and do not "change" (are preserved as copies are made of the record) during system execution. An alternative design for the formalism would be to always have the Model/PortDescr available and reference the static fields directly from the model information.

```
record 'a Queue =
  error::bool
  buffer :: 'a list
  qsize :: nat
  gohp:: OverflowHandlingProtocol
Create a queue initialised with given buffer, capacity and strategy
fun mk-queue :: 'a list \Rightarrow nat \Rightarrow OverflowHandlingProtocol \Rightarrow 'a Queue
  where mk-queue b qs op = (|error = False, buffer = b, qsize = qs, qohp = op ))
Create a queue initialised with an empty buffer, capacity and strategy
\textbf{fun} \ \textit{mk-empty-queue} :: \textit{nat} \Rightarrow \textit{OverflowHandlingProtocol} \Rightarrow \textit{'a Queue}
  \textbf{where} \ \textit{mk-empty-queue} \ \textit{qs} \ \textit{op} = ( | \textit{error} = \textit{False}, \textit{buffer} = [ ], \textit{qsize} = \textit{qs}, \textit{qohp} = \textit{op} \ )
The following definitions define an order on list values.
instantiation list :: (equal) order
begin
fun less-eq-list where less-eq-list x y = (\exists z. \ x @ z = y)
fun less-list where less-list x y = (\exists z. \ x @ z = y \land z \neq [])
instance
proof
  fix x y z :: 'a list
  show (x < y) = (x \le y \land \neg y \le x) by force
 show x \leq x by simp
  show x \leq y \Longrightarrow y \leq z \Longrightarrow x \leq z by fastforce
  show x \leq y \Longrightarrow y \leq x \Longrightarrow x = y by fastforce
qed
end
```

(ToDo Stefan: indicate ordering on lists are used in theory/proofs. Also explain what the Isabelle constructs above are, e.g., is this an instantiation of a type class?)

2.2.2 Well-formedness Definitions

A queue is well-formed if the length of the buffer conforms to the capacity value.

```
definition wf-Queue where wf-Queue q \equiv (0 < qsize \ q) \land (qohp \ q \neq Unbounded \longrightarrow length \ (buffer \ q) \leq qsize \ q)
```

2.2.3 Operations

This section defines operations on queues. Generally, the operations work on the buffer field of the record representing the queue.

```
Check if the queue is empty.
fun isEmpty :: 'a Queue \Rightarrow bool
 where isEmpty \ q = (buffer \ q = [])
Check if the queue has exactly one element.
fun isOneElement :: 'a Queue <math>\Rightarrow bool
 where isOneElement\ q = (length\ (buffer\ q) = 1)
Return the head (first value) from the queue.
fun head :: 'a Queue \Rightarrow 'a
 where head q = hd (buffer q)
Return the tail of a queue.
fun tail :: 'a Queue \Rightarrow 'a Queue
 where tail \ q = q \ (| \ buffer:= tl \ (buffer \ q) \ )
Enqueue a single value.
fun push :: 'a Queue \Rightarrow 'a \Rightarrow 'a Queue where
 push \ q \ a =
   (case qohp q of
     DropOldest \Rightarrow
       (if length (buffer q) < qsize q)
         then q (| buffer:= buffer q @ [a] )
         else q (| buffer:= tl (buffer q) @ [a] |)
   | DropNewest \Rightarrow
       (if\ length\ (buffer\ q) < qsize\ q
         then q (| buffer:= buffer q @ [a] )
         else q)
   \mid Error \Rightarrow
       (if length (buffer q) < qsize q)
         then q (| buffer:= buffer q @ [a] )
         else \ q \ (| error:= True, \ buffer:= [] \ ))
   | \ \mathit{Unbounded} \ \Rightarrow \ q \ (| \ \mathit{buffer} := \ \mathit{buffer} \ q \ @ \ [a] \ |))
Enqueue a list of values.
fun pushQueue :: 'a Queue \Rightarrow 'a list \Rightarrow 'a Queue where
 pushQueue \ q \ q' =
   (case qohp q of
     DropOldest \Rightarrow
       q \ (buffer:=drop \ (buffer \ q \ @ \ q') - qsize \ q) \ (buffer \ q \ @ \ q') \ )
   | DropNewest \Rightarrow
       q \ (\ buffer:=\ take\ (qsize\ q)\ (buffer\ q\ @\ q')\ )
   \mid Error \Rightarrow
```

```
(if length (buffer q @ q') \leq qsize q
        then q (| buffer:= buffer q @ q' )
        else \ q \ (| error := True, \ buffer := [] \ ))
   | Unbounded \Rightarrow q (| buffer:= buffer q @ q' |)
Drop the first (head-side) n values from the queue.
fun drop :: nat \Rightarrow 'a Queue \Rightarrow 'a Queue
 where drop n \neq q = q (| buffer:= List.drop n (buffer q) |)
Remove all values from the queue.
fun clear :: 'a Queue \Rightarrow 'a Queue
 where clear \ q = q(|buffer:=[]|
Set the queue buffer to a specific list of values (head corresponding to the first item in the list.
fun setBuffer :: 'a Queue \Rightarrow 'a list \Rightarrow 'a Queue
 where setBuffer q b = q (|buffer:= b|)
2.2.4
          Operation Properties
head Properties
lemma single-queue-head: buffer q = [a] \Longrightarrow head \ q = a
 by simp
tail Properties
tail frame properties. The tail doesn't change the error, capacity, or strategy fields.
lemma tail-frame-error: error (tail\ q) = error\ q
 by simp
lemma tail-frame-qsize: qsize (tail q) = qsize q
 by simp
\mathbf{lemma}\ tail\text{-}frame\text{-}qohp:\ qohp\ (tail\ q)=qohp\ q
 by simp
tail preserves well-formedness.
lemma tail-wf:
 assumes wf-Queue q
 shows wf-Queue (tail q)
 using assms by (auto simp add: wf-Queue-def)
lemma single-queue-tail: buffer q = [a] \implies buffer (tail q) = []
 by simp
push Properties
push doesn't change the qsize field.
lemma push-frame-qsize: qsize (push q a) = qsize q
```

```
by (cases (qohp q); simp)
push doesn't change the qohp field.
lemma push-frame-qohp: qohp (push q a) = qohp q
by (cases (qohp q); simp)
```

Express the transformation of push on the buffer when the operation doesn't cause the capacity to be exceeded.

```
lemma push-within-qsize:

assumes length (buffer q) < qsize q

shows buffer (push q a) = buffer q @ [a]

using assms by (cases (qohp q); simp)
```

Show that push preserves the state of the error flag when the operation doesn't cause the capacity to be exceeded.

```
lemma push-no-error:

assumes length (buffer q) < qsize q

shows error (push q a) = error q

using assms by (cases (qohp q); simp)
```

Prove that *push* preserves well-formedness.

```
lemma push-wf:
  assumes wf-Queue q
  shows wf-Queue (push q v)
using assms by (cases (qohp q); auto simp add: wf-Queue-def)
```

drop Properties

Queue.drop frame properties. The Queue.drop operation doesn't change the error, capacity, or strategy fields.

```
lemma drop-frame-error: error (drop n q) = error q
by simp
lemma drop-frame-qsize: qsize (drop n q) = qsize q
by simp
lemma drop-frame-qohp: qohp (drop n q) = qohp q
by simp
Queue.drop preserves well-formedness.
lemma drop-wf:
```

```
lemma drop-wf:
assumes wf-Queue q
shows wf-Queue (drop n q)
using assms by (auto simp add: wf-Queue-def)
```

clear Properties

clear frame properties. The clear operation doesn't change the error, gsize, or gohp fields.

```
lemma clear-frame-error: error (clear q) = error q
 by simp
lemma clear-frame-qsize: qsize (clear q) = qsize q
 \mathbf{by} \ simp
lemma clear-frame-qohp: qohp (clear q) = qohp q
 by simp
tail preserves well-formedness.
lemma clear-wf:
 assumes wf-Queue q
 shows wf-Queue (clear q)
 using assms by (simp add: wf-Queue-def)
setBuffer Properties
setBuffer frame properties. The setBuffer operation doesn't change the error, qsize, or qohp fields.
lemma setBuffer-frame-error: error (setBuffer q b) = error q
 by simp
lemma setBuffer-frame-qsize: qsize (setBuffer q b) = qsize q
 by simp
lemma setBuffer-frame-qohp: qohp (setBuffer q b) = qohp q
setBuffer preserves well-formedness.
lemma setBuffer-wf:
 assumes wf-Queue q
   and length b \leq qsize q
 shows wf-Queue (setBuffer q b)
 using assms by (simp add: wf-Queue-def)
```

end

2.3 Port States

An AADL thread communicates with other threads over ports. Each port has some type of storage associated with it: a data port has a memory slot to hold a single value, an event data port has a queue/buffer to hold messages, and an event port has a queue/buffer to hold signals (null messages) indicating the presence of an event. To simplify the semantics, we adopt a uniform representation the storage for every kind of port using queues defined in Queue.thy (Section 2.2). This is further justified by the language in Section 8.3 (3) of the AADL standard: "Data ports are event data ports with a queue size of one in which the newest arrival is kept" and "Event ports are event data ports with empty message content".

The runtime needs to be able to associate a model-declared port to storage storage for the port. In HAMR, this is implemented by associating a PortId to a queue data structure. In this semantics mechanization, we introduce the type PortState - a mapping from PortId to Queue to realize that association for each thread. For simplicity, we provide separate PortState for input and output ports. Further, [?] argued that the AADL runtime semantics implies that there is a distinction between the application's view of a port's state, and the communication infrastructure's view of a port's state (see, for example, Section 8.3.1 (7) of the standard). Thus, a ThreadState will include four PortState structures:

- iin infrastructure input port state (representing the infrastructure's view of input ports)
- ain application input port state (representing the thread application logic's view of input ports)
- *aout* application output port state (representing the thread application logic's view of output ports)
- iout infrastructure output port state (representing the infrastructure's view of output ports)

This theory provides:

- the definition of a port state data structure
- definitions of well-formed port states
- operations on port states
- properties/proofs that operations preserve well-formedness

The theory depends on SetsAndMaps.thy for the map type that implements the port state, Queue.thy (Section 2.2) for storage for each port, and Model.thy to provide the basis for well-formedness (i.e., the contents of the port states are aligned with the port declarations in the model).

theory PortState imports Main SetsAndMaps Queue Model begin

2.3.1 Structures

A *PortState* maps *PortIds* to queues. Intuitively, each port state applies to a particular set of *PortIds* (e.g., the input ports of a particular thread). We will use the Isabelle Map type *dom* (domain) operation to determine the set of *PortIds* that the port state supports. "Unsupported"/"Non-applicable" ports are not in the domain, while "supported" ports are always bound to a queue value.

type-synonym 'a PortState = (PortId, 'a Queue) map

2.3.2 Well-formedness Definitions

A *PortState* is well-formed wrt some set of PortIds if its domain is equal to the set of PortIds. This concept is used to show that common operations on port state maintain a domain that is aligned with a set of ports declared in a component (e.g., all input ports of the component).

definition wf-PortState-dom :: Model \Rightarrow PortId set \Rightarrow 'a PortState \Rightarrow bool where

```
wf-PortState-dom m pids ps \equiv ((dom ps) = pids) \land (dom ps) \subseteq modelPIDs m
```

A PortState is well-formed if every PortId in the port state is associated with a well-formed $Queue\ q$ (as defined in Queue.thy – Section 2.2), the capacity of the q is equal to the model-declared size of the queue as found in the model $PortDescr\ pd$, and the overflow handling protocol in q matches the model-declared value in pd.

definition wf-PortState-queues :: $Model \Rightarrow PortId \ set \Rightarrow 'a \ PortState \Rightarrow bool \ \mathbf{where}$

```
wf-PortState-queues m pids ps \equiv \forall p \in pids. let q = (ps \ p)
in \ wf-PortState-queue m p q
```

The following definition conjoins the well-formedness properties above.

```
definition wf-PortState :: Model \Rightarrow PortId set \Rightarrow 'a PortState \Rightarrow bool where <math>wf-PortState m \ pids \ ps \equiv wf-PortState-dom \ m \ pids \ ps
\land \ wf-PortState-queues \ m \ pids \ ps
```

The following helper lemmas establish properties of elements (queues, buffers) that below to well-formed port states. These are used in proofs that operations on port states preserve well-formedness.

```
lemma wf-PortState-implies-wf-PortState-queue:

assumes wf-ps: wf-PortState m dom-pids ps

and p-in-dom: p \in dom\text{-pids}

shows wf-PortState-queue m p (ps $ p)

using wf-ps p-in-dom

by (simp add: wf-PortState-def wf-PortState-queues-def)
```

2.3.3 Operations

We define a number of helper functions for working with port states. As a naming convention, operations with "PID" in the name take a *PortId* argument as a reference to a port; operations with "PD" in the name to a *PortDescr* as a reference to a port.

Accessor Operations

Accessor operators implement queries about the aggregate port state or individual ports. These do not perform logical updates of the port state.

Does port state ps map port identifier PortId to some queue?

```
fun portDefinedPID :: 'a PortState <math>\Rightarrow PortId \Rightarrow bool

where portDefinedPID ps p = (p \in dom ps)
```

Does port state *ps* associate a non-empty queue with port identifier *PortId*? (i.e., is data available in the port storage?)

```
fun dataAvailablePID :: 'a PortState \Rightarrow PortId \Rightarrow bool
where dataAvailablePID ps p = (\exists q . ps p = Some(q) \land \neg isEmpty q)
```

Given a port state ps, return the set of port ids for which there is data available (i.e., the set of port ids that are associated with non-empty queues.

```
fun dataAvailablePorts :: 'a PortState \Rightarrow PortId set
where dataAvailablePorts ps = \{p : dataAvailablePID ps p\}
```

Does the port state ps have any queues that have data available?

```
fun dataUnavailable :: 'a PortState \Rightarrow bool
where dataUnavailable ps = (\forall p \in dom \ ps. \ \forall \ q. \ ps \ p = Some(q) \longrightarrow isEmpty \ q)
```

Does the port state *ps* have data available on all ports in the set *pids*?

```
fun readyPIDs :: 'a \ PortState \Rightarrow PortId \ set \Rightarrow bool
where readyPIDs \ ps \ pids = (\forall \ p \in pids. \ dataAvailablePID \ ps \ p)
```

Return the first value from p's queue within port state ps.

```
fun portHeadPID :: 'a PortState \Rightarrow PortId \Rightarrow 'a where portHeadPID ps p = head (ps \$ p)
```

Return the entire buffer of p's queue with port state ps.

```
fun portBufferPID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a \ list

where portBufferPID \ ps \ p = buffer \ (ps \ \ p)
```

Transformer Operations

Transformer operation perform logical updates of the port states. Sections that follow will prove well-formedness preservation properties for these.

Transform the port state ps by replacing p's queue with queue q.

```
fun portReplacePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a Queue \Rightarrow 'a PortState where portReplacePID (ps::'a PortState) p = ps(p \mapsto q)
```

Transform the port state ps by replacing p's buffer with queue b, leaving the rest of queue (the static properties and error state) unchanged.

```
fun portReplaceBufferPID :: 'a PortState \Rightarrow PortId \Rightarrow 'a list \Rightarrow 'a PortState where portReplaceBufferPID (ps::'a PortState) p b = (let q-pre = (ps \$ p) in — get the current q let q-post = setBuffer q-pre b in — update the queue with a new buffer ps(p \mapsto q-post))
```

Transform the port state ps by dequeuing one value from each of the ports in the set pids?

```
fun portDequeuePIDs :: 'a PortState \Rightarrow PortId set \Rightarrow 'a PortState
where portDequeuePIDs ps pids = ps ++ (\lambda p. if p \in pids then Some (tail (ps $ p)) else None)
```

Transform the port state ps by dequeuing one value from the port p?

```
fun portDequeuePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a PortState

where portDequeuePID ps p = ps(p \mapsto tail (ps \$ p))
```

Transform the port state ps by enqueueing a value v into p's queue.

```
fun portEnqueuePID :: 'a PortState <math>\Rightarrow PortId \Rightarrow 'a \Rightarrow 'a PortState

where portEnqueuePID ps p v = ps(p \mapsto push (ps \$ p) v)
```

Transform the port state ps by clearing all the queue buffers in the set of ports pids's.

```
fun clearAll :: PortId set \Rightarrow 'a PortState \Rightarrow 'a PortState

where clearAll \ pids \ ps = (\lambda p. \ if \ p \in pids \ then \ Some \ (clear \ (ps \ p)) \ else \ ps \ p)
```

The following property provides a "sanity check" on a couple of the operations above: enqueueing a value and then dequeueing yields an identical queue value.

```
lemma portEngueueDequeue-empty:
   assumes avail: portDefinedPID ps p
          and capa: qsize (ps \$ p) > 0
           and empty: isEmpty (ps \$ p)
       shows portDequeuePID (portEnqueuePID ps p x) p = ps
   have \forall q \in dom \ ps. \ portDequeuePID \ (portEnqueuePID \ ps \ p \ x) \ p \ q = ps \ q
   proof
       \mathbf{fix} \ q
       assume q \in dom \ ps
       show portDequeuePID (portEnqueuePID ps p x) p q = ps q
       proof (cases p = q)
           \mathbf{case} \ \mathit{True}
           obtain e \ b \ c \ s \ where h0: ps \ p = Some \ (| error = e, buffer = b, qsize = c, qohp = s |)
               by (metis Queue.cases avail domD portDefinedPID.elims(2))
           have h1: b = []
               using empty \ h0 by fastforce
           have h6: length [] < qsize (ps \$ p)
               using capa by fastforce
           have h4: buffer (push (ps \$ p) x) = [x]
               by (metis append-Nil capa empty isEmpty.elims(2) list.size(3) push-within-qsize)
           have h5: error (push (ps \$ p) x) = error (ps \$ p)
               by (metis capa empty isEmpty.simps list.size(3) push-no-error)
           have h7: error (ps \$ p) = e
               by (simp \ add: h\theta)
           have h2: portEnqueuePID \ ps \ p \ x \ p = Some(push \ (ps \ \ p) \ x)
              by simp
           have h2: portEnqueuePID \ ps \ p \ x \ p = Some \ (|error=e, buffer=[x], \ qsize=c, \ qohp=s \ |error=e, \ proper \ |error=s \ |er
               using h0 h1 h2 h4 h5
                   map-some-val-given [of ps p (| error= e, buffer= b, qsize= c, qohp = s )]
               by (smt (verit, ccfv-threshold) Queue.equality Queue.select-convs(1) Queue.select-convs(2)
                     Queue.select-convs(3) Queue.select-convs(4) old.unit.exhaust push-frame-qsize
                     push-frame-qohp)
           have h3: portDequeuePID (portEnqueuePID ps p x) p p =
```

```
Some (| error= e, buffer= b, qsize= c, qohp = s )
using h1 h2 by auto
then show ?thesis
using h0 by force
next
case False
then show ?thesis
by simp
qed
qed
thus ?thesis
by (metis avail fun-upd-triv fun-upd-upd portDefinedPID.elims(2) portDequeuePID.elims portEnqueuePID.elims)
qed
```

2.3.4 Operation Properties

portReplacePID operation preserves well-formedness

If we perform portReplacePID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
lemma portReplacePID-preserves-wf-PortState-dom:

assumes wf-ps-dom: wf-PortState-dom m dom-pids ps

and p-in-dom: p \in dom-pids

shows wf-PortState-dom m dom-pids (portReplacePID ps p q)

using wf-ps-dom p-in-dom

by (auto simp add: wf-PortState-dom-def)
```

If we perform portReplacePID for port id p that exists within well-formed port state ps and the new queue is also well-formed with respect to the model, then the queues in the resulting port state all well-formed with respect to the model.

```
{f lemma}\ portReplacePID	ext{-}preserves	ext{-}wf	ext{-}PortState	ext{-}queues:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    and wf-ps-queue: wf-PortState-queue m p q
    shows wf-PortState-queues m dom-pids (portReplacePID ps p q)
 using wf-ps — assume we start with well-formed port states
      p-in-dom
      wf-ps-queue — assume the new value of the queue is well-formed
      wf-PortState-queue-def — well-formedness definitions and associated properties
      wf-PortState-queues-def
      wf-PortState-implies-wf-PortState-queue
 by fastforce
portReplacePID preserves port state well-formedness.
\mathbf{lemma}\ portReplacePID\text{-}preserves\text{-}wf\text{-}PortState:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    and wf-ps-queue: wf-PortState-queue m p q
   shows wf-PortState m dom-pids (portReplacePID ps p q)
```

```
 \begin{array}{c} \textbf{using} \ \textit{wf-ps} \longrightarrow \text{assume we start with well-formed port states} \\ \textit{p-in-dom} \\ \textit{wf-ps-queue} \longrightarrow \text{assume the new value of the queue is well-formed} \\ \textit{portReplacePID-preserves-wf-PortState-dom} \longrightarrow \text{previous theorems} \\ \textit{portReplacePID-preserves-wf-PortState-queues} \\ \textit{wf-PortState-def} \longrightarrow \text{primary definition} \\ \textbf{by} \ \textit{blast} \end{array}
```

portReplaceBufferPID operation preserves well-formedness

If we perform portReplaceBufferPID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
 \begin{array}{lll} \textbf{lemma} & portReplaceBufferPID-preserves-wf-PortState-dom: \\ \textbf{assumes} & wf-ps-dom: & wf-PortState-dom \ m \ dom-pids \ ps \\ \textbf{and} & p-in-dom: \ p \in dom-pids \\ \textbf{shows} & wf-PortState-dom \ m \ dom-pids \ (portReplaceBufferPID \ ps \ p \ b) \\ \textbf{using} & wf-ps-dom \ p-in-dom \\ \textbf{by} \ (auto \ simp \ add: \ wf-PortState-dom-def) \\ \end{array}
```

Given a well-formed port state ps, and a pid p that is in the domain of the port state, and a buffer b that is well-formed (it's length does not exceed the maximum capacity declared for the port), if we perform portReplaceBufferPID then the queues in the resulting port state all well-formed with respect to the model.

```
\mathbf{lemma}\ portReplaceBufferPID\text{-}preserves\text{-}wf\text{-}PortState\text{-}queues:}
 assumes wf-ps: wf-PortState m dom-pids ps
     and p-in-dom: p \in dom-pids
     and b-wf: length b \leq (queueSizePID \ m \ p)
   shows wf-PortState-queues m dom-pids (portReplaceBufferPID ps p b)
 using wf-ps — assume we start with well-formed port states
       p	ext{-}in	ext{-}dom
       b-wf — assume the new value of the buffer is well-formed
       wf-PortState-queue-def — well-formedness definitions and associated properties
       wf-PortState-queues-def
       wf\text{-}PortState\text{-}implies\text{-}wf\text{-}PortState\text{-}queue
        setBuffer-wf — setting wf buffer within wf queue produces wf queue
       setBuffer-frame-gsize — setBuffer frame conditions
       setBuffer-frame-qohp
 \mathbf{by}\ fastforce
portReplacePID preserves port state well-formedness.
\mathbf{lemma}\ portReplaceBufferPID\text{-}preserves\text{-}wf\text{-}PortState\text{:}
 assumes wf-ps: wf-PortState m dom-pids ps
     and p-in-dom: p \in dom-pids
     and b-wf: length b \le (queueSizePID \ m \ p)
   \mathbf{shows}\ \textit{wf-PortState}\ \textit{m}\ \textit{dom-pids}\ (\textit{portReplaceBufferPID}\ \textit{ps}\ \textit{p}\ \textit{b})
 using wf-ps — assume we start with well-formed port states
       p-in-dom
       b-wf — assume the new buffer is well-formed wrt queue capacity
```

```
portReplaceBufferPID-preserves-wf-PortState-dom \  \, — \  \, previous \  \, theorems \\ portReplaceBufferPID-preserves-wf-PortState-queues \\ wf-PortState-def \  \, — \  \, primary \  \, definition \\ by \  \, blast
```

portDequeuePID operation preserves well-formedness

If we perform portDequeuePID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
lemma portDequeuePID-preserves-wf-PortState-dom:

assumes wf-ps-dom: wf-PortState-dom m dom-pids ps

and p-in-dom: p \in dom\text{-pids}

shows wf-PortState-dom m dom-pids (portDequeuePID ps p)

using wf-ps-dom p-in-dom

by (auto simp add: wf-PortState-dom-def)
```

If we perform portDequeuePID for port id p that exists within port state ps, then the resulting queue is well-formed.

```
lemma portDequeuePID-preserves-wf-PortState-queue:
    assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
    shows wf-PortState-queue m p ((portDequeuePID ps p) $p)

proof —
from wf-ps p-in-dom have wf-operand-queue: wf-PortState-queue m p (ps $p)
    by (rule wf-PortState-implies-wf-PortState-queue)
    show ?thesis
    using wf-operand-queue
        tail-wf
        wf-PortState-queue-def
        tail-wf
        by force

qed
```

All the other queues within the port state ps not operated on by portDequeuePID are unchanged.

```
lemma portDequeuePID-frame: assumes wf-ps: wf-PortState m dom-pids ps and p-in-dom: p \in dom\text{-pids} shows \forall p' \in dom\text{-pids} - \{p\}. ((portDequeuePID \ ps \ p) \ p') = ps \ p' by simp
```

If we perform portDequeuePID for port id p that exists within port state ps, then all the queues in the resulting port state are well-formed.

```
lemma portDequeuePID-preserves-wf-PortState-queues:

assumes wf-ps: wf-PortState m dom-pids ps

and p-in-dom: p \in dom-pids

shows wf-PortState-queues m dom-pids (portDequeuePID ps p)

using wf-ps — assume we start with well-formed port states
```

```
wf-PortState-queues-def — ..which implies that we have well-formed queues
      wf-PortState-implies-wf-PortState-queue — ... which implies that the argument to dequeue is well-formed
      portDequeuePID-preserves-wf-PortState-queue — ..and dequeue produces a well-formed queue
 by fastforce
portDequeuePID preserves port state well-formedness.
lemma portDequeuePID-preserves-wf-PortState:
assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState m dom-pids (portDequeuePID ps p)
 using wf-ps p-in-dom — assumptions
      portDequeuePID-preserves-wf-PortState-dom — lemmas showing subproperties of wf preserved
      portDequeuePID-preserves-wf-PortState-queues
      wf-PortState-def — definition of well-formedness
   by blast
portEnqueuePID operation preserves well-formedness
```

If we perform portEngueuePID for port id p that exists within port state ps, then the resulting port state has the same domain.

```
lemma portEnqueuePID-preserves-wf-PortState-dom:
 assumes wf-ps-dom: wf-PortState-dom m dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState-dom\ m\ dom-pids\ (portEnqueuePID\ ps\ p\ v)
using wf-ps-dom p-in-dom
 by (auto simp add: wf-PortState-dom-def)
```

If we perform portEnqueuePID for port id p that exists within port state ps, then the resulting queue is well-formed.

```
\mathbf{lemma}\ portEnqueue PID\text{-}preserves\text{-}wf\text{-}PortState\text{-}queue:}
 assumes wf-ps: wf-PortState m dom-pids ps
     and p-in-dom: p \in dom-pids
   shows wf-PortState-queue m p ((portEnqueuePID ps p v) $ p)

    Introduce names for original and updated queue.

 let ?orgq = ps \$ p
 let ?newq = (portEnqueuePID \ ps \ p \ v) \ \$ \ p
 — Since the original port state is wf (assumption), we know the original queue for p is wf
 from wf-ps p-in-dom have wf-operand-portstate-queue: wf-PortState-queue m p ?orgq
   by (rule wf-PortState-implies-wf-PortState-queue)
 — Since push preserves wf, we know the new queue is wf.
 from p-in-dom wf-operand-portstate-queue
 \mathbf{have}\ \mathit{wf-result-push-queue}\colon \mathit{wf-Queue}\ (\mathit{push}\ ?\mathit{orgq}\ \mathit{v})
   \mathbf{using}\ \mathit{push-wf}\ \mathit{wf-PortState-queue-def}
   by metis
 — Restate new queue (and well-formedness) in terms of the entire port state.
 from p-in-dom wf-result-push-queue
 have wf-result-queue: wf-Queue ?newq
```

```
using push-wf p-in-dom wf-operand-portstate-queue
  by simp
 — frame condition for qsize.
 have qsize-preserved: qsize ?newq = qsize ?orgq
  using p-in-dom push-frame-qsize
  by (metis fun-upd-same map-some-val-given portEnqueuePID.simps)
 — frame condition for qohp.
 have qohp-preserved: qohp ?newq = qohp ?orgq
  using p-in-dom push-frame-qohp
  by (metis fun-upd-same map-some-val-given portEngueuePID.simps)
 — ..prove thesis
 from p-in-dom
     wf-operand-portstate-queue — input queue is wf
     wf-result-queue — output queue is wf
     qsize-preserved — frame conditions on portEnqueue
     qohp-preserved
 show ?thesis
   by (metis wf-PortState-queue-def)
If we perform portEngueuePID for port id p that exists within well-formed port state ps, then the queues
in the resulting port state all well-formed with respect to the model.
\mathbf{lemma}\ portEnqueuePID-preserves-wf-PortState-queues:
 assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
   shows wf-PortState-queues m dom-pids (portEnqueuePID ps p v)
 using wf-ps — assume we start with well-formed port states
      p-in-dom
      portEnqueuePID-preserves-wf-PortState-queue
      wf-PortState-def
      wf-PortState-queues-def — well-formedness definitions and associated properties
 by (smt (verit, best) fun-upd-apply map-get-def portEnqueuePID.simps)
portEnqueuePID preserves port state well-formedness.
{\bf lemma}\ portEnqueue PID-preserves-wf-PortState:
assumes wf-ps: wf-PortState m dom-pids ps
    and p-in-dom: p \in dom-pids
  shows wf-PortState m dom-pids (portEnqueuePID ps p v)
 using wf-ps p-in-dom — assumptions
      portEnqueuePID-preserves-wf-PortState-dom — lemmas showing subproperties of wf preserved
      portEnqueuePID	engreen preserves	engreen wf	engreen PortState	engreen queues
      wf-PortState-def — definition of well-formedness
 by metis
```

end

2.4 Thread States

The state of a thread includes the state of its ports, local variables, and its dispatch status (a structure indicating what caused the dispatch of the thread and what input ports are currently frozen).

A thread's state changes due to:

- execution of the thread's entry points, with the semantics of execution being reflected in the application logic (see App.thy) for each entry point. Entry point execution may change the application view of the input and output port states and local variables.
- communication actions in the communication infrastructure. This may change the infrastructure view of the input ports (e.g., as messages arrive at the thread's inputs) and output ports (e.g., as messages are released from the thread onto the communication substrate).
- execution of AADL run-time services as the thread changes its scheduling state. This includes the transfer port values from infrastructure input ports to application input ports via the ReceiveInput RTS "freezing" the application's view of the input ports, as well as the transfer of port values from application output ports to infrastructure output ports via the SendOutput RTS.

Other theories will prove that, regardless of state changes, the thread state will always be well-formed according to the definitions in this theory.

This theory defines:

- the structure of a thread state,
- notions of well-formedness for a thread state, and
- a characterization of the valid initial states for a thread.

The theory imports SetsAndMaps.thy to represent basic structures, Models.thy to supply variable and port identifiers and to the align the variable states and port states with model declarations to achieve well-formedness, and VarState.thy and PortState.thy to provide the representations of variable state and port state.

theory ThreadState imports Main SetsAndMaps Model VarState PortState begin

2.4.1 Structures

The AADL standard presents "dispatch status" as information that the thread application code can access to find out what triggered the dispatch of the thread (in particular, for sporadic dispatch protocol, which input event-like port had an event arrival that triggered the dispatch). However, the standard does not fully specify the concept.

The following datatype defines our interpretation of the dispatch status.

```
datatype DispatchStatus =
NotEnabled
| Periodic PortIds
```

```
| Sporadic PortId * PortIds
```

The *Periodic* alternate of the datatype indicates that the thread is currently executing due to a periodic dispatch and the accompanying *PortIds* indicates the set of input ports that have had their values frozen (by the invocation of the ReceiveInput RTS). The *Sporadic* alternate of the datatype indicates that the thread is currently executing due to a sporadic dispatch that has been triggered by the arrival of a message on the port indicated by *PortId* and the accompanying *PortIds* indicates the set of input ports that have had their values frozen. According to the AADL standard, the thread application code should never access any port whose values are not frozen (the rationale is that such an access could result in a race condition). The condition that the thread (and, in HAMR, an accompanying GUMBO contract) must not access an unfrozen port should be enforced by static checks on the program code and contract specification. For more information about how this semantics interprets the standard's approach to "freezing input ports", see DispatchLogic.thy (Section 3.1).

The NotEnabled alternate is more a technical choice of the semantics design. The thread application code would never see this alternate since if the thread is not enabled, the application code would not be running. We have added this alternative to give the runtime system a value that the dispatch status field of the thread state can be set to when the thread is not executing. Other alteratives might be to have the status field set to the most recent dispatch status value or some other default value, or to use an option type (with NONE corresponding to NotEnabled).

Given a dispatch status value, the following helper function returns the set of input ports whose values are frozen. These form the conceptual "port inputs" to the application logic during that particular dispatch of the thread.

```
fun dispatchInputPorts :: DispatchStatus ⇒ PortIds where
  dispatchInputPorts NotEnabled = {}
| dispatchInputPorts (Periodic ps) = ps
| dispatchInputPorts (Sporadic (-, ps)) = ps
```

The following helper predicate is used in thread state well-formedness definitions. It holds when p is a port id mentioned any where in the dispatch status. Such a port id should appear in the set of input port ids for a thread.

```
fun disp-elem:: DispatchStatus \Rightarrow PortId \Rightarrow bool where
disp-elem ds p = (case \ ds \ of \ NotEnabled \Rightarrow False
| Periodic portset <math>\Rightarrow p \in portset
| Sporadic (p',portset) \Rightarrow ((p = p') \lor p \in portset))
```

The runtime state of the thread consists of the following elements. For further motivation and rationale, see [2]. The justification for the *PortState* fields of the *ThreadState* is also summarized in PortState.thy (Section 2.3).

- tvar the state of the thread's local variables
- iin infrastructure input port state (representing the infrastructure's view of input ports)
- ain application input port state (representing the thread application logic's view of input ports)
- *aout* application output port state (representing the thread application logic's view of output ports)

- iout infrastructure output port state (representing the infrastructure's view of output ports)
- disp the current dispatch status of the thread

```
record 'a ThreadState =
infi :: 'a PortState
appi :: 'a PortState
appo :: 'a PortState
info :: 'a PortState
tvar :: 'a VarState
disp :: DispatchStatus
```

The following function helps abbreviate the construction of a thread state.

```
fun tstate where tstate ii ai ao io tv ds =  ( infi=ii, appi=ai, appo=ao, info=io, tvar=tv, disp=ds )
```

2.4.2 Well-formedness Definitions

In general, thread state well-formedness definitions specify that the things (vars, ports) that we are manipulating in the state for a thread t are aligned with things that we declared in the model for t. (e.g., the thread state does not include a queue for a port that was not declared for the thread in the model, and conversely, every port that was declared for this thread in the model has a queue associated with it). First, well-formedness conditions for each of the thread state elements are specified. Then, the well-formedness condition for the entire thread state is defined as a conjunction of these properties.

Well-formed Thread State Elements

```
definition wf-ThreadState-tvar:: Model \Rightarrow CompId \Rightarrow ('a\ VarState) \Rightarrow bool\ where wf-ThreadState-tvar m\ c\ vs \equiv wf-VarState vs\ \{v\ .\ isVarOfCID\ m\ c\ v\}
```

The infi component of a ThreadState (input infrastructure port map) is well formed when the domain of the infi port map is equal to the set of input ports for the thread declared in the model. Intuitively, each of the declared "in" ports for the thread (according to the model) is associated with a infrastructure message queue, (and there are no "extra" ports in the map). Furthermore, the PortState structure elements must also be well-formed, i.e., the associated queues are aligned with model attributes for the port indicating the capacity and overflow policy for the port.

```
definition wf-ThreadState-infi:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where wf-ThreadState-infi m\ c\ ps \equiv wf-PortState m\ (inPortsOfCID\ m\ c)\ ps
The definitions below for other port-state elements are similar.
definition\ wf\text{-}ThreadState\text{-}appi::\ Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where wf\text{-}ThreadState\text{-}appi\ m\ c\ ps \equiv wf\text{-}PortState\ m\ (inPortsOfCID\ m\ c)\ ps
lemma\ wf\text{-}clearAll\text{-}appi:\ assumes wf\text{-}ThreadState\text{-}appi\ m\ c\ ps\ shows wf\text{-}ThreadState\text{-}appi\ m\ c\ (clearAll\ (dom\ ps)\ ps)
```

```
proof -
 have h1: wf-PortState-dom m (inPortsOfCID m c) ps
  and h2: wf-PortState-queues m (inPortsOfCID m c) ps
 using assms unfolding wf-ThreadState-appi-def wf-PortState-def apply blast
 using assms wf-PortState-def wf-ThreadState-appi-def by blast
 have h3: wf-PortState-dom m (inPortsOfCID m c) (clearAll (dom ps) ps)
   using h1 unfolding wf-PortState-dom-def dom-def map-get-def mem-Collect-eq
   apply (simp only: clearAll.simps inPortsOfCID.simps modelPIDs.simps)
   apply clarify
   by fastforce
 have h4: wf-PortState-queues m (inPortsOfCID m c) (clearAll (dom ps) ps)
   using h2 clear-wf unfolding wf-PortState-queues-def wf-PortState-queue-def by fastforce
 show ?thesis
   using h3 h4 unfolding wf-PortState-def wf-ThreadState-appi-def by blast
definition wf-ThreadState-appo:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where
wf-ThreadState-appo m \ c \ ps \equiv wf-PortState m \ (outPortsOfCID \ m \ c) \ ps
lemma wf-clearAll-appo:
 assumes wf-ThreadState-appo m c ps
 shows wf-ThreadState-appo m c (clearAll (dom ps) ps)
 have h1: wf-PortState-dom m (outPortsOfCID m c) ps
  and h2: wf-PortState-queues m (outPortsOfCID m c) ps
 \mathbf{using}\ \mathit{assms}\ \mathbf{unfolding}\ \mathit{wf-ThreadState-appo-def}\ \mathit{wf-PortState-def}\ \mathbf{apply}\ \mathit{blast}
 using assms wf-PortState-def wf-ThreadState-appo-def by blast
 have h3: wf-PortState-dom m (outPortsOfCID m c) (clearAll (dom ps) ps)
   using h1 unfolding wf-PortState-dom-def dom-def map-get-def mem-Collect-eq
   apply (simp only: clearAll.simps inPortsOfCID.simps modelPIDs.simps)
   apply clarify
   by fastforce
 have h4: wf-PortState-queues m (outPortsOfCID m c) (clearAll (dom ps) ps)
   using h2 clear-wf unfolding wf-PortState-queues-def wf-PortState-queue-def by fastforce
 show ?thesis
   using h3 h4 unfolding wf-PortState-def wf-ThreadState-appo-def by blast
qed
definition wf-ThreadState-info:: Model \Rightarrow CompId \Rightarrow ('a\ PortState) \Rightarrow bool\ where
wf-ThreadState-info m \ c \ ps \equiv wf-PortState m \ \{p \ . \ isOutCIDPID \ m \ c \ p\} \ ps
lemma appo-wf-info: wf-ThreadState-appo m \ c \ ps \Longrightarrow wf-ThreadState-info m \ c \ ps
 by (metis outPortsOfCID.simps wf-ThreadState-appo-def wf-ThreadState-info-def)
If p is mentioned in the dispatch status of ts, then it must be an input port of c. ToDo: constrain to
dispatch triggers, also check the relationship between p' and portset in the Sporadic case.
definition wf-ThreadState-disp:: Model \Rightarrow CompId \Rightarrow DispatchStatus \Rightarrow bool where
\textit{wf-ThreadState-disp} \ \textit{m} \ \textit{c} \ \textit{ds} \equiv (\forall \ \textit{p. disp-elem ds} \ \textit{p} \longrightarrow \textit{isInCIDPID} \ \textit{m} \ \textit{c} \ \textit{p})
```

lemma wf-ThreadState-disp-NotEnabled: wf-ThreadState-disp m c NotEnabled **by** (simp add: wf-ThreadState-disp-def)

Well-formed Thread States

```
definition wf-ThreadState:: Model \Rightarrow CompId \Rightarrow ('a \ ThreadState) \Rightarrow bool where wf-ThreadState m t ts \equiv (wf-ThreadState-infi m t (infi ts)) \land (wf-ThreadState-appi m t (appi ts)) \land (wf-ThreadState-appo m t (appo ts)) \land (wf-ThreadState-info m t (info ts)) \land (wf-ThreadState-tvar m t (tvar ts)) \land (wf-ThreadState-disp m t (disp ts))
```

2.4.3 Initial Thread States

Characterizing system execution, e.g., in terms of traces, requires some notion of initial system state, which in turn requires some notion of initial thread state. This section provides definitions characterizing initial thread states. Following AADL's philosophy of a system Initialization phase, the Initialize entry point for each thread should provide the initial state of the thread that will be seen in the "normal" AADL system Compute phase by the thread's application code. However, from a technical standpoint in the semantics, we need an initial state for the Initialization phase (which is what is provided in this section). Since the code of an thread Initialize entry point should never read the initial values of thread local variables nor the initial values of ports, the semantics of the thread's application logic should not be dependent on the initial thread state. Thus, we have some freedom regarding what we choose as the initial state (particular for variables). The AADL standard implicitly assumes that all port queues start out empty. So that is reflected in the definitions below. For variables, we currently choose an arbitrary default value for variables. This implies that the current definitions will yield a single unique initial state. However, since Initialize entry point application code should initialize all local variables, it would also be appropriate in the semantics to leave the tvar thread state component with arbitrary values for each of the local variables declared for the thread (yielding a family of initial states for a thread).

Other aspects of the initial state predicates reference the well-formed state predicates to ensure that the domains used in variable value and port value maps match the model declarations.

Currently, we instantiate the universal data type to int and use θ ::'a for the default variable value.

```
definition default-value:: 'a where default-value \equiv undefined
```

The tvar component of an initial state is well-formed wrt the model, and the value of each variable is the default value.

```
definition initial-ThreadState-tvar:: Model \Rightarrow CompId \Rightarrow 'a \ ThreadState \Rightarrow bool \ \mathbf{where} initial-ThreadState-tvar m \ c \ ts \equiv (wf\text{-}ThreadState\text{-}tvar \ m \ c \ (tvar \ ts)) \land (\forall v \in dom \ (tvar \ ts) \ . \ (tvar \ ts) \ v = Some(default\text{-}value))
```

For each port state component of the thread state, the port state should be well-formed wrt the model and should be associated with an empty queue.

```
definition initial-ThreadState-infi:: Model \Rightarrow CompId \Rightarrow 'a \ ThreadState \Rightarrow bool \ \mathbf{where}
```

```
initial-ThreadState-infi m c ts \equiv (wf\text{-}ThreadState\text{-}infi m c (infi ts)) \land dataUnavailable (infi ts)

definition initial-ThreadState-appi:: Model \Rightarrow CompId \Rightarrow 'a ThreadState \Rightarrow bool where initial-ThreadState-appi m c ts \equiv (wf\text{-}ThreadState\text{-}appi m c (appi ts)) \land dataUnavailable (appi ts)

definition initial-ThreadState-appo:: Model \Rightarrow CompId \Rightarrow 'a ThreadState \Rightarrow bool where initial-ThreadState-appo m c ts \equiv (wf\text{-}ThreadState\text{-}appo m c (appo ts)) \land dataUnavailable (appo ts)

definition initial-ThreadState-info:: Model \Rightarrow CompId \Rightarrow 'a ThreadState \Rightarrow bool where initial-ThreadState-info m c ts \equiv (wf\text{-}ThreadState\text{-}info m c (info ts)) \land dataUnavailable (info ts)

The initial dispatch status of the thread is NotEnabled.

definition initial-ThreadState-disp:: Model \Rightarrow CompId \Rightarrow 'a ThreadState \Rightarrow bool where initial-ThreadState-disp m c ts \equiv (wf\text{-}ThreadState\text{-}disp <math>m c ts \equiv (wf\text{-}ThreadState\text{-}disp)
```

We take the conjunction of the conditions for components of the thread state to get the overall predicate for a valid initial thread state.

```
definition initial-ThreadState:: Model \Rightarrow CompId \Rightarrow ('a \ ThreadState) \Rightarrow bool where initial-ThreadState m \ t \ ts \equiv (initial-ThreadState-infi \ m \ t \ ts) \land (initial-ThreadState-appi \ m \ t \ ts) \land (initial-ThreadState-appo \ m \ t \ ts) \land (initial-ThreadState-info \ m \ t \ ts) \land (initial-ThreadState-tvar \ m \ t \ ts) \land (initial-ThreadState-disp \ m \ t \ ts)
```

The following lemma states that any initial thread state is well-formed.

end

2.5 System States

An AADL runtime system state includes the state of each of the threads in the system, the state of the inter-thread communication substrate, and the state of various system services associated with scheduling, etc.

This theory uses definitions ThreadState.thy (for representing the state of threads) and Model.thy (for aligning the state elements with model information).

theory SystemState imports Main Model ThreadState begin

2.5.1 System Phase Structures

AADL executions are separated into an *Initializing* phase and a *Computing* phase (see the standard - Section 5.4.1 Clause (21), Section 13.3 Clause (7)).

In the Initializing phase, each thread's application code Initialize Entry Point executed once. The application developer designs this code to provide an initial value to each variable in the thread's state and to put initial values on its output ports.

In the Computing phase, the Compute Entry Point application code for each thread is executed repeated, according to the thread scheduling policy.

The two phases are associated with dedicated scheduling information. See datatype *Exec* below.

2.5.2 Scheduling State Structures

From the scheduler's perspective, each thread is either

- suspended awaiting dispatch,
- dispatched and ready to be scheduled,
- running.

This is a simplication of the AADL thread scheduling states reflected in Section 5.4.1 "Thread States and Actions" and 5.4.2 "Thread Dispatching" of the standard and Figures 5 and 6. In particular, we do not consider states related to modes, activation, deactivation, nor suspension due to resource acquisition or subprogram calls.

 $datatype ScheduleState = Waiting \mid Ready \mid Running$

type-synonym Threadschedule = (ScheduleState, ScheduleState) map

The AADL runtime is design to integrate with a scheduling infrastructure on the underlying platform. The standard does not specify a particular scheduling strategy. Our scheduling-related definitions are set up (a) as a minimal abstract representation of scheduling, with (b) the ability to refine the definition to a particular scheduling strategy.

Our abstract scheduling information indicates that the system is either initializing threads (with a list of ids of threads remaining to be initialized), or is in the Computing phase and with CompId indicating the thread whose compute entry point will be executed next according to the underlying (unspecified) scheduling strategy.

 ${\bf datatype} \ {\it Exec} = {\it Initialize} \ {\it CompId} \ {\it list} \ | \ {\it Compute} \ {\it CompId}$

Since Thread Initialize entry points do not read input ports, the ordering of the execution of Initialize entry point is immaterial (see the standard Section 13.3 Clause (8). We will subsequently prove that our semantics definitions support this independence property.

For now, the notion of system schedule is instantiated to a static cyclic schedule. *scheduleInit* provides a totally ordered thread schedule for the system's initialization phase. *scheduleFirst* indicates set the threads that may be scheduled first in the system Compute phase. For a given thread t, *ScheduleComp* defines the set of threads whose execution may follow t.

```
record SystemSchedule =
scheduleInit :: CompId list
scheduleFirst :: CompId set
scheduleComp :: (CompId, CompId set) map
```

2.5.3 System State Structures

The system state includes the following elements:

- a mapping from CompId to the thread states,
- an (abstract) representation of the state of the communication substrate,
- a mapping from CompId to the scheduling state of each thread,
- the current phase of the system (contained in *Exec*,
- the thread to be executed next.

```
 \begin{array}{l} \textbf{record} \ ('u, \ 'a) \ \textit{SystemState} = \\ \textit{systemThread} :: (\textit{CompId}, \ 'a \ \textit{ThreadState}) \ \textit{map} - \text{states of each thread} \\ \textit{systemComms} :: \ 'u - \text{state of communication substrate} \\ \textit{systemState} :: (\textit{CompId}, \textit{ScheduleState}) \ \textit{map} - \text{schedule state of each thread} \\ \textit{systemExec} :: \textit{Exec} - \text{system state} \ \text{and thread to be executed next} \\ \end{aligned}
```

Define an instantiation of the system state in which the communication substrate structure is defined as a set of communication packets with a source *PortId* a payload, and a target *PortId*.

```
type-synonym 'a CommonState = ('a, (PortId * 'a * PortId * nat) set) SystemState
```

The following helper function uses the map ran (range) operation to retreive the set of thread states associated with all threads in the system state s.

```
fun systemThreadStates :: ('u, 'a) SystemState <math>\Rightarrow 'a ThreadState set where systemThreadStates s = ran (systemThread s)
```

The following helper predicates can be used to determine the current phase of the system.

The system is in the initialization phase when the *systemPhase* field is set to *Initializing* and the execution schedule field is set to an initialization schedule.

```
fun isInitializing :: ('a, 'u) \ SystemState \Rightarrow bool
where isInitializing \ s = (\exists \ cs. \ systemExec \ s = Initialize \ cs)
```

The system is in the compute phase when the systemPhase field is set to Computing and the execution schedule field indicates that component c is the next to execute.

```
fun isComputing :: ('a, 'u) SystemState <math>\Rightarrow bool
```

```
where isComputing\ s=(\exists\ c.\ systemExec\ s=Compute\ c)
\begin{tabular}{l} \textbf{lemma}\ init\text{-}not\text{-}compute:\ isInitializing\ s}\Longrightarrow \neg isComputing\ s\\ \textbf{apply}\ simp\\ \textbf{by}\ fastforce \\ \end{tabular}
\begin{tabular}{l} \textbf{lemma}\ compute\text{-}not\text{-}init:\ isComputing\ s}\Longrightarrow \neg isInitializing\ s\\ \textbf{apply}\ simp\\ \textbf{by}\ fastforce \\ \end{tabular}
\begin{tabular}{l} \textbf{lemma}\ init\text{-}init:\ systemExec\ s=Initialize\ cs}\Longrightarrow isInitializing\ s\\ \textbf{by}\ simp \\ \end{tabular}
\begin{tabular}{l} \textbf{lemma}\ compute\text{-}compute:\ systemExec\ s=Compute\ c}\Longrightarrow isComputing\ s\\ \textbf{by}\ simp \\ \end{tabular}
```

2.5.4 Well-formedness Definitions

This section define a notion of well-formed system state. This is organized in terms of well-formedness properties for each system state element.

Well-formedness Definitions for Thread States

The system state's thread state map is well-formed if each thread state in the map is well-formed and if the domain of the map equals the set of thread ids in the model.

```
 \begin{array}{lll} \textbf{definition} & \textit{wf-SystemState-ThreadStates} :: \textit{Model} \Rightarrow ('u, 'a) \; \textit{SystemState} \Rightarrow \textit{bool} \\ \textbf{where} & \textit{wf-SystemState-ThreadStates} \; \textit{m} \; \textit{ss} \equiv \\ & \textit{let threadStates} = \textit{systemThread ss in} \\ & \forall \; c \in \textit{dom threadStates} \; . \; \textit{wf-ThreadState} \; \textit{m} \; c \; (\textit{threadStates} \$ \; c) \\ \textbf{definition} & \textit{wf-SystemState-ThreadStates-dom} \; :: \; \textit{Model} \Rightarrow ('u, 'a) \; \textit{SystemState} \Rightarrow \textit{bool} \\ \textbf{where} & \textit{wf-SystemState-ThreadStates-dom} \; \textit{m} \; \textit{ss} \equiv \\ & \textit{let threadStates} = \textit{systemThread ss in} \\ & \textit{dom threadStates} = \textit{modelCIDs} \; \textit{m} \\ \\ ***** \; \text{ToDo} \; ****** \; \text{communication state}. \\ \end{array}
```

The system state's thread schedule state map is well-formed if the domain of the map equals the set of thread ids in the model.

```
definition wf-SystemState-ScheduleStates-dom :: Model \Rightarrow ('u, 'a) SystemState \Rightarrow bool where wf-SystemState-ScheduleStates-dom m ss \equiv let scheduleStates = systemState ss in dom scheduleStates = modelCIDs m
```

```
definition wf-SystemState :: Model <math>\Rightarrow ('u, 'a) SystemState \Rightarrow bool where wf-SystemState m x \equiv dom (systemThread x) \subseteq modelCIDs m \land wf-SystemState-ThreadStates m x \land wf-SystemState-ThreadStates-dom m x
```

Well-formedness for *Exec* indicates that (a) when in the Initializing phase the list of thread ids yet to be initialized are found in the thread ids of the model. and (b) when in the Compute phase the id of the next thread to execute is found in the thread ids of the model.

```
definition wf-Exec :: Model \Rightarrow Exec \Rightarrow bool

where wf-Exec \ m \ e \equiv

case \ e \ of

Initialize \ cs \Rightarrow set \ cs \subseteq (modelCIDs \ m)

| \ Compute \ c \Rightarrow c \in (modelCIDs \ m)
```

Well-formedness of the system state is the conjunction of the well-formed properties above.

```
definition wf-SystemStateJohn:: Model <math>\Rightarrow ('u, 'a) SystemState \Rightarrow bool where wf-SystemStateJohn m ss <math>\equiv wf-SystemState-ThreadStates m ss \land wf-SystemState-ThreadStates-dom m ss \land wf-SystemState-ScheduleStates-dom m ss \land wf-Exec m (systemExec ss)
```

The following definition gives well-formed conditions for system schedules:

- the thread ids referenced in the initialization phase schedule, must match exactly the set of thread ids in the model (i.e., those for which a model descriptor is declared), and
- the length of the initialization phase schedule must be equal to the number of threads (along with the first condition, this implies that every thread appears exactly once in the initialization phase schedule,
- there must be at least one thread given in the scheduleFirst set for the computing phase scheduling,
- the thread ids in *scheduleFirst* set are "valid" (i.e., they appear in the model declarations), and
- each thread id declared in the model is accounted for in the *scheduleComp* "next to schedule" map (i.e., the map is total on the model-declared threads) and every model-declared thread has an entry in the map.

```
definition wf-SystemSchedule :: Model \Rightarrow SystemSchedule \Rightarrow bool where wf-SystemSchedule md sc \equiv (set (scheduleInit sc) = dom (modelCompDescrs md)) \land (length (scheduleInit sc) = card (dom (modelCompDescrs md))) \land (scheduleFirst sc \neq {}) \land (scheduleFirst sc \subseteq dom (modelCompDescrs md)) \land (dom (scheduleComp sc) = dom (modelCompDescrs md))
```

2.5.5 Communication

```
record ('u,'a) Communication =
 comPush :: 'u \Rightarrow 'a \ PortState \Rightarrow Conns \Rightarrow ('u \times 'a \ PortState) \ set
 comPull :: 'u \Rightarrow 'a \ PortState \Rightarrow Conns \Rightarrow ('u \times 'a \ PortState) \ set
definition wf-Communication where
 wf-Communication \ md \ cm \equiv
   (\forall sb \ ps. \ \forall c \in dom \ (modelCompDescrs \ md).
     wf-ThreadState-info md \ c \ ps \longrightarrow
       (\forall (tb, qs) \in comPush \ cm \ sb \ ps \ (modelConns \ md). \ wf-ThreadState-info \ md \ c \ qs)) \land
   (\forall sb \ ps. \ \forall c \in dom \ (modelCompDescrs \ md).
     wf-ThreadState-infi md\ c\ ps \longrightarrow
       (\forall (tb, qs) \in comPull\ cm\ sb\ ps\ (modelConns\ md).\ wf-ThreadState-infi\ md\ c\ qs))
fun commonPushItems where
  commonPushItems - - [] - = \{\}
\mid commonPushItems\ p\ q\ (x\#xs)\ mx = \{(p,\ x,\ q,\ Suc\ mx)\} \cup commonPushItems\ p\ q\ xs\ (Suc\ mx)\}
{f fun}\ common Push Substrate\ {f where}
  commonPushSubstrate\ cn\ ps\ pids\ mx\ pf=(\bigcup p\in pids. \bigcup g\in cn\ p.\ (commonPushItems\ p\ q\ (pf\ p)\ mx))
fun commonPushQueues where
  commonPushQueues ps pf p =
   (if p \in dom \ ps
     then Some (drop (length (pf p)) (ps \$ p))
      else None)
fun commonPush where
  commonPush \ sb \ ps \ cn =
  \{(tb, qs) \mid tb \ qs \ pids \ pf.
   pids \subseteq dom \ ps \ \land
   (\forall p \in pids. \ pf \ p \leq buffer \ (ps \ p)) \land
   tb = commonPushSubstrate\ cn\ ps\ pids\ (Max\ \{n\mid p\ x\ q\ n.\ (p,\ x,\ q,\ n)\in sb\})\ pf\ \land
   qs = commonPushQueues ps pf
fun commonPullSubstrate where
  commonPullSubstrate\ sb\ qf = sb - (\bigcup q.\ (qf\ q))
fun exact where
  exact [] s = (s = \{\})
|\; exact\; (x\#xs)\; s = (\exists\; (p,\; v,\; q,\; n) \in s.\; v = x \; \land \; exact\; xs\; (s \; - \; \{(p,\; v,\; q,\; n)\}))
fun commonPullItems where commonPullItems p s =
 \{ p(|buffer:=buffer p @ ys |) \mid ys. ys \in lists \{v \mid p' v q n. (p', v, q, n) \in s\} \land exact ys s \} \}
fun commonPullQueues where
  commonPullQueues ps qf =
    \{ gs \mid gs. (dom \ gs = dom \ ps \land (\forall pid \in dom \ ps. \ qs \ pid \in commonPullItems (ps \ pid) (qf \ pid))) \}
```

```
fun commonPull where  commonPull \ sb \ ps \ cn = \\ \left\{ \ (tb, \, qs) \mid tb \ qs \ qids \ qf. \\ qids \subseteq dom \ ps \land \\ (\forall \, q \in qids. \ qf \ q \subseteq \{ \ (p, \, x, \, q', \, n) \in sb \ . \ q = q' \}) \land \\ (\forall \, q \in UNIV - qids. \ qf \ q = \{ \}) \land \\ (\forall \, q \in qids. \ card \ (qf \ q) + length \ (buffer \ (ps \$ \ q)) \le qsize \ (ps \$ \ q)) \land \\ tb = commonPullSubstrate \ sb \ qf \land \\ qs \in commonPullQueues \ ps \ qf \} 
 \textbf{definition} \ CommonComm :: ((PortId * 'a::equal * PortId * nat) \ set, \ 'a) \ Communication \ \textbf{where} \\ CommonComm = \emptyset \\ comPush = commonPush, \\ comPull = commonPull  )
```

end

Chapter 3

AADL Runtime Thread Dispatching Behavior

3.1 Thread Dispatch Logic

The specifications in this formalize AADL's rules for thread dispatching (as specified in Section 5.3.2 of the standard). Since our formalization does not yet consider time, some aspects of AADL's policies are not fully specified.

This theory imports basic set and map definitions, Model (to access basic structures as well as declared thread and port properties related to dispatching, and ThreadState run time state to access the current state of infrastructure ports when considering sporadic thread dispatch.

```
theory DispatchLogic
imports SetsAndMaps Model ThreadState
begin

datatype EnabledStatus =
   Periodic
   | Sporadic PortId
```

A periodic thread is enabled if the model-declared period of the thread (to be recorded in *CompDesc*) is appropriately related to current time (currently omitted). See the AADL Standard Section 5.3.2 (33). This method is a placeholder. Its current implementation simply returns a value indicating that it is enabled

```
\begin{tabular}{ll} \textbf{fun} \ periodicIsEnabled} \ :: \ CompDescr \Rightarrow bool \\ \textbf{where} \ periodicIsEnabled} \ cd = \ True \\ \end{tabular}
```

```
\label{eq:compDescr} \begin{array}{l} \mathbf{fun} \ periodicEnabledStatus :: CompDescr \Rightarrow EnabledStatus \ set \\ \mathbf{where} \ periodicEnabledStatus \ cd = \{EnabledStatus.Periodic\} \end{array}
```

A sporadic thread is enabled if two types of conditions are satisfied:

- 1. timing: the time interval since the last dispatch of the thread exceeds the model-declared "period" of the thread (the "period" attribute is slightly misnamed and actually reflects a minimum separation time). In the current state of the formalization, time is omitted and this condition is taken to be trivially true.
- 2. event arrival: at least one message/value has arrived on a port declared in the model as a dispatch trigger. By default (if no event triggers are explicitly declared in the model), all event and event data ports (see Section 5.4 (6))

Placeholder for to check if the minimum separation time for a sporadic thread is achieved.

```
fun minSeparationAchieved :: Model <math>\Rightarrow CompId \Rightarrow bool

where minSeparationAchieved m c = True
```

selectMaximumUrgencyPorts returns the set of port ids from thread c in m that have the highest urgency among the given set of ports candidateDispatchPort. This function is intended to be called with the candidateDispatchPorts parameter instantiated to a set of input ports from c that have non-empty infrastructure queues (i.e., messages pending).

```
fun selectMaximumUrgencyPorts :: Model <math>\Rightarrow PortId \ set \Rightarrow PortId \ set
```

```
where selectMaximumUrgencyPorts\ m\ candidateDispatchPorts = \{p \in candidateDispatchPorts\ . \ \forall\ p' \in candidateDispatchPorts\ .\ urgencyPID\ m\ p \geq urgencyPID\ m\ p'\}
```

```
\mathbf{lemma}\ select Maximum Urgency Ports-subset:
```

```
selectMaximumUrgencyPorts\ m\ candidateDispatchPorts \subseteq candidateDispatchPorts by simp
```

getDispatchablePorts returns the set of port ids from thread c in m are candidates for sporadic dispatching according to AADL's dispatching specification. Intuitively, a candidate most be declared (implicitly or explicitly in the AADL model) as a dispatch trigger, it must have data available in its infrastructure port state queue, and it must have the highest urgency among other candidate ports. Currently, if more than one port is declared with the same urgency, it is possible to have multiple dispatchable ports (whereas the standard specifies that there is at most one port available for dispatch). We still need to add the notion of AADL Queue_Processing_Protocol property, which would "break the tie" among multiple dispatchable ports. For now, we just return a set of ports and assume non-deterministic tie-breaking.

```
fun getSporadicDispatchablePorts :: Model \Rightarrow CompDescr \Rightarrow 'a \ PortState \Rightarrow PortId \ set where getSporadicDispatchablePorts \ m \ cd \ ps = (let declaredDispatchTriggers = CompDescr.dispatchTriggers \ cd in let dataAvailableTriggers = \{p \in declaredDispatchTriggers \ . \ dataAvailablePID \ ps \ p\} in selectMaximumUrgencyPorts \ m \ dataAvailableTriggers)
```

The following two methods are not used directly in the semantics at the moment but are presented to enable traceability to the current version of the Slang reference semantics.

sporadic Enabled Status returns a set of Enabled Status values indicating which ports have triggered a sporadic dispatch. The fact that a set is currently returned instead of an indicator of a single port is a result of our currently not emphasizing the timestamp tie-breaking for sporadic dispatch candidates as reflected in AADL Queue Processing Protocol policy option. Our intention in HAMR is to eventually

implement the FIFO option for the Queue Processing Protocol, which would return a single value that arrived earliest across all the non-empty ports which have the same urgency (see Section 8.3.2 (36)). For now, we assume that the client system semantics transitions non-deterministically pick from among the returned set values. Note that AADL does allow a set of triggering ports to be made available to the Compute Entry Point user code (see Section 5.4.2 (39)).

```
fun sporadicEnabledStatus :: Model \Rightarrow CompId \Rightarrow CompDescr \Rightarrow 'a PortState \Rightarrow EnabledStatus set where sporadicEnabledStatus m c cd c-infi = (if (minSeparationAchieved m c) then (let dispatchablePorts = getSporadicDispatchablePorts m cd c-infi in {es . \exists p \in dispatchablePorts . es = Sporadic p}) else {})
```

computeEnabledStatus returns a set of EnabledStatus values indicating if a thread is dispatchable. We first fetch the thread's dispatch protocol from the thread descriptor. Then, the return value is computed by calling helper methods for both Periodic and Sporadic dispatch protocol cases.

```
fun computeEnabledStatus :: Model \Rightarrow CompId \Rightarrow 'a \ PortState \Rightarrow EnabledStatus \ set
where computeEnabledStatus \ m \ c \ ps =
( let \ compDescr = ((modelCompDescrs \ m) \ \ c)
in \ let \ dp = CompDescr. dispatchProtocol \ compDescr
in \ (case \ dp \ of
DispatchProtocol.Periodic \Rightarrow periodicEnabledStatus \ compDescr
| DispatchProtocol.Sporadic \Rightarrow sporadicEnabledStatus \ m \ c \ compDescr \ ps))
```

3.1.1 Determining Ports to Freeze

Once it is determined that a thread is dispatchable (enabled), we also determine which ports should be frozen in the dispatch action, because the information used to determine freeze ports is coupled to the information used to determine dispatch.

The functions/definitions in this section help compute the set of ports to freeze for a particular dispatch. This information is included in the *DispatchStatus* structure for both periodic and sporadic dispatches.

The rules for determining which ports to freeze are given primarily in Section 8.3.2, but also Section 5.4 (7), 5.4.2 (e.g., clauses 7,37), Section 8.3 (e.g., clause 2) of the standard. In general, the idea of AADL is that, upon dispatch, application code can only read (a) ports that are either non-dispatch triggers (see Section 8.3.2 (20) or (b) the port that was selected for sporadic dispatch. It is these ports that must be frozen on dispatch (we only support the Dispatch Time option for the AADL property Input Time, which indicates the point in time at which ports or frozen). The following is helpful intuition.

- Periodic threads The notion of dispatch trigger is not relevant for Periodic threads (dispatch is only triggered by time-out, not event arrival). Therefore, all input ports are frozen (see e.g., Section 5.4.2 (33)).
- Sporadic threads HAMR makes a few simplifying assumptions for Sporadic threads. First, it assumes that data ports can never be dispatch triggers (i.e., only event and event data ports can be triggers). The AADL standard actually allows data ports to be declared as dispatch triggers (i.e., triggered when fresh data arrives, see Section 5.4 (6), 5.4.2 (31)) but this is not currently implemented in HAMR. Then, following the AADL standard for sporadic components, unless dispatch

triggers are explictly declared as a thread property, all event and event data ports are assumed to be dispatch triggers in sporadic components. Practically speaking, this means that for Sporadic threads in HAMR, the typical situation is that all data ports will be frozen along with the event-like port that triggered the dispatch (see the AADL Standard Section 5.3.2 (30). In the non-typical situation that only a subset of event-like ports are declared to be dispatch triggers, then all data ports, all non-trigger declared ports, and trigger-declared port that actually triggered the dispatch will be frozen. Intuitively, the application should not read non-frozen input ports. Right now, we have no way of enforcing that in the semantics, and we assume that this property is enforced at the code level (e.g., by static analysis).

For periodic threads, the following function states which input ports are to be frozen. Our interpretation of the AADL standard is that all input ports are frozen. This is based on the following language:

- "By default, input of ports is frozen for all ports that are not candidates for thread dispatch triggering" (Section 5.4 (7))."
- "By default arrival of data at data ports does not trigger a dispatch." (Section 8.3 (3))

HAMR always enforces the "default" mentioned above – no data ports are dispatch triggers. Moreover, since in a periodic thread, no port triggers a dispatch, this implies that by default all input ports are frozen.

```
fun getPeriodicPortsToFreeze :: Model \Rightarrow CompId \Rightarrow PortId set
where getPeriodicPortsToFreeze \ m \ c = inPortsOfCID \ m \ c
```

For sporadic threads, the following function states work together to indicate which input ports are to be frozen. Our interpretation is based on the following language in the AADL standard:

- "By default, input of ports is frozen for all ports that are not candidates for thread dispatch triggering" (Section 5.4 (7))." Since HAMR adopts the "default" scenario, this means that all data ports and all non-dispatch trigger declared event-like ports will always be frozen.
- "The input of other ports that can trigger dispatch is not frozen" (New Section 8.3.2 (20)). and "for dispatch trigger candidates, only those port(s) actually triggering a specific dispatch is frozen" (Section 5.4 (7)). This means from among the declared dispatch triggers, only the port that actually triggered the dispatch will be frozen.

The following helper function returns the event-like ports that are not declared to be dispatch triggers (i.e., to match the language from the standard above, they are "not candidates for dispatch triggering". Event arrival at these ports never triggers a dispatch, and they will always be frozen (along with all data ports).

```
 \begin{array}{ll} \mathbf{fun} \ getNonTriggeringEventLikePorts :: Model \Rightarrow CompId \Rightarrow PortId \ set \\ \mathbf{where} \ getNonTriggeringEventLikePorts \ m \ c \\ = (inEventLikePortsOfCID \ m \ c) - (dispatchTriggersOfCID \ m \ c) \end{array}
```

Data ports are always frozen (HAMR assumes they can never be dispatch triggers), and any non-dispatch trigger ports are always frozen.

```
fun getSporadicAlwaysFreezePorts :: Model ⇒ CompId ⇒ PortId set where getSporadicAlwaysFreezePorts m c = (inDataPortsOfCID m c) \cup (getNonTriggeringEventLikePorts m c)

In addition to the ports that are always frozen, also freeze the port that triggered the dispatch. fun getSporadicPortsToFreeze :: Model ⇒ CompId ⇒ PortId ⇒ PortId set where getSporadicPortsToFreeze m c triggeringPort = (getSporadicAlwaysFreezePorts m c) \cup \{triggeringPort\}
```

3.1.2 Computing Dispatch Status

```
fun computePeriodicDispatchStatus :: Model <math>\Rightarrow CompId \Rightarrow CompDescr \Rightarrow (DispatchStatus set)
 where computePeriodicDispatchStatus\ m\ c\ cd =
   (if periodicIsEnabled cd
    then (let portsToFreeze = qetPeriodicPortsToFreeze m c
           in {DispatchStatus.Periodic portsToFreeze})
    else {DispatchStatus.NotEnabled})
\mathbf{fun}\ compute Sporadic Dispatch Status::
 Model \Rightarrow CompId \Rightarrow CompDescr \Rightarrow 'a \ PortState \Rightarrow (DispatchStatus \ set)
 where computeSporadicDispatchStatus\ m\ c\ cd\ c-infi=
   (let\ dispatchable Ports = getSporadic Dispatchable Ports\ m\ cd\ c\text{-}infi
     in \{ds : \exists p \in dispatchable Ports .
                  ds = (DispatchStatus.Sporadic\ (p,\ getSporadicPortsToFreeze\ m\ c\ p))\})
fun computeDispatchStatus :: Model <math>\Rightarrow CompId \Rightarrow 'a \ PortState \Rightarrow (DispatchStatus \ set)
 where computeDispatchStatus \ m \ c \ c-infi =
     let \ compDescr = ((modelCompDescrs \ m) \ \ \ c)
   in\ let\ dp = CompDescr.dispatchProtocol\ compDescr
       in (case dp of
             Dispatch Protocol. Periodic \Rightarrow compute Periodic Dispatch Status \ m \ c \ comp Descr
           | Dispatch Protocol. Sporadic \Rightarrow compute Sporadic Dispatch Status \ m \ c \ comp Descr \ c-infi))
```

3.1.3 Well-formedness Properties

One of the key goals of well-formedness for the computed dispatch status for thread component c is to show that the triggering ports and ports-to-freeze in the dispatch status are input ports. The following helper lemmas show that this property holds for the helper functions used to construct the port id sets used in the dispatch status.

```
lemma nonTriggeringEventLikePorts-are-inPorts: getNonTriggeringEventLikePorts m c \subseteq inPortsOfCID m c using DiffD1 by fastforce lemma sporadicAlwaysFreezePorts-are-inPorts: getSporadicAlwaysFreezePorts m c \subseteq inPortsOfCID m c using DiffD1 by fastforce
```

In this helper function, p represents triggering port.

```
lemma sporadicPortsToFreeze-are-inPorts:
isInCIDPID m c p ⇒ getSporadicPortsToFreeze m c p ⊆ inPortsOfCID m c
using sporadicAlwaysFreezePorts-are-inPorts by auto

From model well-formedness, we can concluded that all ports in dispatch trigger declarations are in ports.
lemma dispatchTriggers-are-inPorts:
assumes wf-m: wf-Model m
and c-in-m: inModelCID m c
shows dispatchTriggersOfCID m c ⊆ inPortsOfCID m c
proof —
```

— Since the model is well-formed, we know all of the dispatch trigger declarations in the model are well-formed. from wf-m have wf-m-DispatchTriggers: wf-Model-CompDescrsDispatchTriggers m

unfolding wf-Model-def by blast

— Since dispatch trigger declarations are well-formed for component c in the model, we know that the declared dispatch triggers for c are all input ports.

```
from c-in-m wf-m-DispatchTriggers show dispatchTriggersOfCID m c \subseteq inPortsOfCID m c unfolding wf-Model-CompDescrsDispatchTriggers-def
```

```
by (metis inEventLikePortsOfCID.simps inModelCID.elims(2) inPortsOfCID.simps isInCDPID.simps isInCIDPID.simps isInEventLikeCDPID.simps isInEventLikeCIDPID.simps mem-Collect-eq modelCIDs.simps subsetD subsetI)
```

qed

And from the above, we can conclude that the getSporadicDispatchablePorts function returns only in ports (plus we need a basic relation between the component id and component descriptor).

```
{\bf lemma}\ sporadic Dispatchable Ports-are-in Ports:
```

```
assumes wf-m: wf-Model m
     and c-in-m: inModelCID \ m \ c
    and c-mapsTo-cd: (modelCompDescrs m) \$ c = cd
   shows getSporadicDispatchablePorts m cd ps \subseteq inPortsOfCID m c
proof -
 {\bf from}\ assms\ dispatch Triggers-are-in Ports
 have h1: dispatchTriggersOfCID \ m \ c \subseteq inPortsOfCID \ m \ c by blast
 from c-mapsTo-cd
 have h2: CompDescr. dispatchTriggers\ cd = dispatchTriggersOfCID\ m\ c\ \mathbf{by}\ simp
 have h3: CompDescr.dispatchTriggers\ cd\ \subseteq\ inPortsOfCID\ m\ c\ {\bf by}\ blast
 hence h4: \forall p \in CompDescr.dispatchTriggers\ cd\ .\ dataAvailablePID\ ps\ p \longrightarrow p \in inPortsOfCID\ m\ c
   by blast
  have h5: selectMaximumUrgencyPorts m \{p \in CompDescr.dispatchTriggers\ cd\ .\ dataAvailablePID\ ps\ p\} \subseteq
inPortsOfCID\ m\ c
   using h3 by auto
 thus ?thesis apply (simp only: getSporadicDispatchablePorts.simps) by meson
qed
```

Now, we proof the overall well-formedness preservation property for wf-computeDispatchStatus.

 ${\bf lemma}\ \textit{wf-computeDispatchStatus}:$

```
assumes wf-md: wf-Model md — model is well-formed.
    and c-in-md: inModelCID md c — thread id belongs to model.
      — infi portion of thread state is well-formed.
    and wf-ThreadState-infi: wf-ThreadState-infi md c ps
     — d is new dispatch status to be included in thread state.
    and d: d \in computeDispatchStatus \ md \ c \ ps
 — new dispatch status portion of thread state is well-formed.
 shows wf-ThreadState-disp md c d
 unfolding wf-ThreadState-disp-def
proof - {
   \mathbf{fix} p
   assume a: disp-elem d p
   obtain dp where dp: dp = CompDescr.dispatchProtocol ((modelCompDescrs md) $ c) by simp
   hence isInCIDPID \ md \ c \ p
   proof (cases dp)
     {f case}\ Periodic
    hence d \in computePeriodicDispatchStatus\ md\ c\ ((modelCompDescrs\ md)\ \ c)
      using d dp by auto
     then show ?thesis using a by auto
   next
     {f case}\ Sporadic
    hence s1: d \in computeSporadicDispatchStatus md c ((modelCompDescrs md) <math>\$ c) ps
      using d dp apply clarify
      by (metis DispatchProtocol.simps(4) computeDispatchStatus.elims)
     have s2: getSporadicDispatchablePorts \ md \ ((modelCompDescrs \ md) \ \ \ c) \ ps \subseteq inPortsOfCID \ md \ c
      using c-in-md sporadicDispatchablePorts-are-inPorts wf-md by blast
     show ?thesis
     proof (cases d)
      case NotEnabled
      then show ?thesis using a by auto
     next
      case (Periodic \ qs)
      then show ?thesis using s1 by force
     next
      case (Sporadic qqs)
      obtain q qs where q: qqs = (q, qs) by fastforce
      have s4: isInCIDPID \ md \ c \ q \ using \ Sporadic \ q \ s1 \ s2 \ by \ fastforce
      have s5: \forall q \in qs. isInCIDPID md c q
        \mathbf{using}\ \mathit{DispatchStatus.inject(2)}\ \mathit{Sporadic}\ \mathit{q}\ \mathit{s1}\ \mathit{s4}\ \mathit{sporadicPortsToFreeze-are-inPorts}
        by fastforce
      show ?thesis using a apply simp
        using Sporadic q s4 s5 by fastforce
     qed
   qed
 } thus \forall p. \ disp\text{-}elem \ d \ p \longrightarrow isInCIDPID \ md \ c \ p \ by \ blast
qed
```

end

Chapter 4

Thread Application Behavior

4.1 Relational Behavior of Thread Application Logic

theory App imports Main VarState PortState ThreadState Model begin

4.1.1 Application Logic Relations

The application code for an AADL Thread component is organized into entry points. This semantics currently supports the Initialization and Compute entry points. In the HAMR/GUMBO framework, GUMBO contracts are attached to AADL Thread component interfaces, and then thread entry point code is shown to conform to the contracts via SMT-based verification in Logika or via testing.

Roughly speaking, each entry point contract specifies a a relation between component input ports and output ports and also characterizes how the thread's local variable state is transformed. GUMBO contracts are automatically generated (planned) by HAMR into Isabelle as predicates on thread/port state elements. These predicates are represented as a shallow embedding as reflected in the *InitContract* and *ComputeContract* types shown below. These predicates are then lifted to set-based definitions of component behaviors reflected in the *InitRelation* and *ComputeRelation* types shown below.

Intuitively, the Initialize entry point takes as inputs the initial var state for the thread, where the value of each variable is set to an unspecified system default value, and it gives each thread value an initial value. In addition, it gives each output data port a value, and may optionally give each event-like port a value.

Discuss / To Do: - it's likely that as a simplifying assumption, we should require each output data port to be given a value. This should be stated in the well-formed condition.

The Compute entry point takes as inputs the current var state, application input port state, and dispatch status. The dispatch status information is produced by the AADL RunTime dispatch logic and indicates what triggered the dispatch of the thread. This is most relevant for Sporadic threads where the dispatch status indicates the port that triggered the dispatch due to event arrival on that port. Conceptually, this allows the application logic to select behavior specific to the triggering event, e.g., in code corresponding to an event handler. The Compute entry point produces an updated var state where individual variables

are optionally updated and where output ports are optionally given values.

Below are the types for the shallow embedding predicate-based representations of GUMBO contracts.

```
type-synonym 'a InitContract = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool) type-synonym 'a ComputeContract = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow DispatchStatus \Rightarrow 'a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)
```

Below are the types for the set-based representations of component behaviors (which will be derived from the predicate representation of the contracts).

```
type-synonym 'a InitBehavior = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)

type-synonym 'a ComputeBehavior = ('a\ PortState \Rightarrow 'a\ VarState \Rightarrow DispatchStatus \Rightarrow 'a\ PortState \Rightarrow 'a\ VarState \Rightarrow bool)
```

The following type represents (abstractly) the behavior of the thread component's application code as derived from its contracts.

```
record 'a AppBehavior =
appInit :: 'a InitBehavior
appCompute :: 'a ComputeBehavior
```

The following definitions "lift" the predicate/contract-based representation into a set-based representation.

The strategy for handling contract well-formedness issues is important and was the subject of much deliberation. From a practical/implementation point of view, HAMR will check that each GUMBO contract is well-formed in the sense that:

- it only reference features (ports, variables) from component to which it belongs,
- it doesn't confuse input and output ports,
- it doesn't confuse types associated with ports and variables.

With a shallow embedding representation of contracts, there is no way to directly check (confirm) those properties in the Isabelle representation. For example, to check type correctness, we would need a formalization of predicate expression ASTs and an associated type checker.

Ultimately, we desire that, given a well-formed input *ThreadState*, the relational app behavior of a component will yield well-formed output *ThreadStates*. This will enable us support the fundamental run-time property that each thread execution step in the semantics preserves well-formed thread-states. Note that HAMR should also guarantee this, and we eventually want to demonstrate this by showing HAMR state logs conform with Isabelle system execution steps.

In any case, the following definitions are currently designed so that, in lifting from the predicate representations of the contracts, the predicates are only applied to well-formed input and output thread states.

Therefore, we would expect that the presence of mal-formed HAMR contracts (manifested in mal-formed predicates) would give rise to empty relations.

An alternative approach that needs to be investigated is that we only assume input states are well-formed, and we prove that, for a given contract, output states are well-formed. This will require that we add frame-conditions to the contracts (intuitively, capturing implicit properties that HAMR ensures during entry point execution).

```
definition initInfrastructureContract :: Model <math>\Rightarrow CompId \Rightarrow 'a \ InitContract
 where initInfrastructureContract\ m\ cid\ ao\ tv \equiv
              wf-ThreadState-appo m cid ao
          \land \quad \textit{wf-ThreadState-tvar} \ \textit{m} \ \textit{cid} \ \textit{tv}
definition compute Infrastructure Contract :: Model \Rightarrow CompId \Rightarrow 'a \ Compute Contract
  where computeInfrastructureContract\ m\ cid\ ai\ tvi\ ds\ ao\ tvo \equiv
           wf-ThreadState-appi\ m\ cid\ ai
        \land wf-ThreadState-tvar m cid tvi
        \land \quad wf\text{-}ThreadState\text{-}disp\ m\ cid\ ds
       \land \quad wf\text{-}ThreadState\text{-}appo \ m \ cid \ ao
        \land \quad wf\text{-}ThreadState\text{-}tvar \ m \ cid \ tvo
fun mk-InitBehaviorFromContract :: Model <math>\Rightarrow CompId \Rightarrow
   'a InitContract \Rightarrow 'a InitBehavior where
 mk-InitBehaviorFromContract m cid initContract ao tvo =
             (initContract ao tvo
          \land \ \ initInfrastructureContract \ m \ cid \ ao \ tvo)
\mathbf{fun} \ \mathit{mk-ComputeBehaviorFromContract} :: \mathit{Model} \Rightarrow \mathit{CompId} \Rightarrow
    'a\ Compute Contract
⇒ 'a ComputeBehavior where
 mk	ext{-}ComputeBehaviorFromContract\ m\ cid\ computeContract\ ai\ tvi\ d\ ao\ tvo\ =
           (computeContract ai tvi d ao tvo
        ∧ computeInfrastructureContract m cid ai tvi d ao tvo)
\mathbf{fun}\ \mathit{mk-AppBehaviorFromContracts}::
  Model \Rightarrow CompId \Rightarrow 'a \ InitContract \Rightarrow 'a \ ComputeContract \Rightarrow 'a \ AppBehavior \ \mathbf{where}
 mk-AppBehaviorFromContracts m cid initUserContract computeUserContract = \{
    appInit = mk-InitBehaviorFromContract m cid initUserContract,
   appCompute = mk\text{-}ComputeBehaviorFromContract m cid computeUserContract}
An App a is well-formed wrt a Model m and CompId c iff the thread state elements associated with the
relations (transfer functions) of a are well-formed wrt m and c.
\textbf{definition} \ \textit{wf-ThreadState-dataPorts} :: \textit{Model} \Rightarrow \textit{CompId} \Rightarrow \textit{'a PortState} \Rightarrow \textit{bool}
 where wf-ThreadState-dataPorts m c ps \equiv
          \forall p \in dom \ ps \ . \ isDataPID \ m \ p \longrightarrow isOneElement \ (ps \ p)
definition wf-InitBehavior:: Model \Rightarrow CompId \Rightarrow 'a \ InitBehavior \Rightarrow bool
 where wf-InitBehavior m c initBehavior \equiv
    (\forall ao \ tvo \ . \ initBehavior \ ao \ tvo \longrightarrow
```

```
( wf-ThreadState-appo m c ao
      \land wf-ThreadState-tvar m c tvo
      \land wf-ThreadState-dataPorts m \ c \ ao)
\textbf{definition} \ \textit{wf-InitBehavior-Inhabited::} \ \textit{Model} \Rightarrow \textit{CompId} \Rightarrow \textit{'a InitBehavior} \Rightarrow \textit{bool}
 where wf-InitBehavior-Inhabited m c initBehavior \equiv
   (\exists ao \ tvo \ . \ initBehavior \ ao \ tvo)
definition wf-ComputeBehavior:: Model \Rightarrow CompId \Rightarrow 'a \ ComputeBehavior \Rightarrow bool
 where wf-ComputeBehavior m c computeBehavior \equiv
   (\forall \ ai \ tvi \ ds \ ao \ tvo \ . \ computeBehavior \ ai \ tvi \ ds \ ao \ tvo \longrightarrow
     ( wf-ThreadState-appi m c ai
      \land wf-ThreadState-dataPorts m c ai
      \land wf-ThreadState-tvar m c tvi
      \land wf-ThreadState-disp m \ c \ ds
      \land wf-ThreadState-appo m c ao
      \land wf-ThreadState-dataPorts m c ao
      \land wf-ThreadState-tvar m c tvo
      ))
definition wf-ComputeBehavior-Inhabited:: Model \Rightarrow CompId \Rightarrow 'a \ ComputeBehavior \Rightarrow bool
 where wf-ComputeBehavior-Inhabited m c computeBehavior \equiv
    (∃ ai tvi ds ao tvo . computeBehavior ai tvi ds ao tvo)
definition wf-AppBehavior:: Model \Rightarrow CompId \Rightarrow 'a AppBehavior \Rightarrow bool
 where wf-AppBehavior m \ c \ a \equiv
    c \in dom \ (modelCompDescrs \ m)
 \land wf-InitBehavior m \ c \ (appInit \ a)
 \land wf-InitBehavior-Inhabited m c (appInit a)
 \land wf-ComputeBehavior m c (appCompute a)
 \land wf-ComputeBehavior-Inhabited m c (appCompute a)
```

Each thread component is associated with its application logic via an *AppBehaviors* structure – a map from component identifiers to application code behaviors.

```
type-synonym 'a AppBehaviors = (CompId, 'a AppBehavior) map
```

A AppBehaviors structure is well-formed, if each AppBehavior is well-formed wrt the associated component

```
definition wf-AppBehaviors where wf-AppBehaviors m cb \equiv \forall c. wf-AppBehavior m c (cb \$ c)
```

end

Chapter 5

System Behavior

 ${\bf theory} \ Behavior \\ {\bf imports} \ Sets And Maps \ Model \ App \ Thread State \ System State \ Dispatch Logic \ RTS Rules \\ {\bf begin}$

5.1 Thread Execution

The rules in this section reflect how a thread's state is transformed by executing the application logic for thread entry points. The state transformation for each entry point is determined by the transfer function (relation) derived from the entry point contract as defined in App.thy. The application logic transfer relation is defined on the portions of the thread state that are visible to the application code: the application input port state appi, the application output port state appo and the thread variables tvar. The rules in this section "lift" the transfer relation from the application-code-visible portions of the state to the entire thread state. In addition, for Compute entry point execution, the rules include invocations of AADL run-time services to manage the enqueuing and dequeuing of port queues.

5.1.1 Initialize Entry Point

The Initialize entry point does not read any portion of the state; it only gives initial values for output ports and thread variables. Therefore, the app logic "transfer relation" appInit degenerates to a predicate on the application output port state and thread variables. The rule below "lifts" that predicate to an "update" the entire thread state. Only the elements vs and ps are updated. The other elements of the thread state are unchanged.

```
inductive stepInit for a:: 'a\ AppBehavior\ where initialize:\ appInit\ a\ ao\ tvo \Longrightarrow stepInit\ a\ t\ (t(\ appo:=\ ao,\ tvar:=\ tvo\ ))
```

Below a rule inversion property is proved that states that if the thread can do a stepInit step, it must be the case that the execution of the thread Initialize application behavior appInit could produce the values of the thread variable state and application output port state.

```
lemma stepInit-ruleinv:
assumes stepInit a t t'
```

```
shows appInit\ a\ (appo\ t')\ (tvar\ t')
proof -
 obtain ao tvo where h1: t' = t(|appo := ao, tvar := tvo)
              and h2: appInit a ao tvo
   using assms by (metis stepInit.cases)
 have h3: tvo = tvar t' using h1
   apply (drule\text{-}tac\ f = tvar\ in\ arg\text{-}cong)
   by simp
 have h4: ao = appo \ t' using h1
   apply (drule\text{-}tac\ f = appo\ in\ arg\text{-}cong)
 thus ?thesis using h2 h3 h4 by blast
qed
inductive stepThread for md :: Model
                  and c :: CompId
                  and app :: 'a AppBehavior
                  \mathbf{and}\ \mathit{cat} :: ScheduleState * ScheduleState
                  where
 dispatch: [cat = (Waiting, Ready);
             dsp \in computeDispatchStatus \ md \ c \ (infi \ t);
             dsp \neq DispatchStatus.NotEnabled;
             receiveInputs \ md \ c \ (dispatchInputPorts \ dsp) \ (t \ (disp:= dsp \ )) \ t' \ )
   \implies stepThread md c app cat t t'
| compute: [ cat = (Ready, Running); appCompute app (appi t) (tvar t) (disp t) ao tvo ] |
   \implies stepThread md c app cat t (t(| appi:= clearAll (dom (appi t)) (appi t),
                                    appo := ao,
                                    tvar := tvo )
| complete: [cat = (Running, Waiting); sendOutput (appo t) (info t) appo' info']
   ⇒ stepThread md c app cat t (t(| appo:= appo', info:= info', disp:= DispatchStatus.NotEnabled |))
         System Execution
5.2
definition initSys where initSys md sc s \equiv
 (wf\text{-}SystemState\ md\ s)\ \land
 (systemExec\ s = Initialize\ (scheduleInit\ sc)) \land
 (\forall c \ ts. \ inModelCID \ md \ c \land systemThread \ s \ c = Some \ ts \longrightarrow initial\text{-}ThreadState \ md \ c \ ts)
inductive initStepSys for md :: Model
```

```
and bv :: 'a AppBehaviors
                             and cm :: ('u, 'a) Communication
                             and sc :: SystemSchedule
                              where
   initialize: [ isInitializing s; systemExec s = Initialize (c#cs); 
                               stepInit\ (bv\ \ c)\ (systemThread\ s\ \ c)\ t\ ] \Longrightarrow
    initStepSys \ md \ bv \ cm \ sc \ s \ (s(systemThread := (systemThread \ s)(c \mapsto t), \ systemExec := Initialize \ cs \ ))
| switch: [sInitializing s; systemExec s = Initialize [scientification states]]
       \implies initStepSys \ md \ bv \ cm \ sc \ s \ (s(s(systemExec:=Compute \ c)))
inductive \ computeStepSys \ for \ md :: Model
                             and bv :: 'a AppBehaviors
                             and cm :: ('u, 'a) Communication
                             and sc :: SystemSchedule
                             where
   push: [since Something] is Computing s; system Thread s c = Something; something s; system Thread s c = Something s; system Thread
                    (sb, it) \in comPush \ cm \ (systemComms \ s) \ (info \ t) \ (modelConns \ md) \ ||
       \implies computeStepSys md bv cm sc s (s(
                  systemThread := (systemThread \ s)(c \mapsto (t( \ info := \ it \ \|)),
                  systemComms := sb ))
| pull: [sComputing s; systemThread s c = Some t; ]
                    (sb, it) \in comPull\ cm\ (systemComms\ s)\ (infi\ t)\ (modelConns\ md)\ ]
       \implies computeStepSys md bv cm sc s (s(
                  systemThread:=(systemThread\ s)(c\mapsto(t(\ infi:=\ it\ ))),
                  systemComms := sb ))
\mid execute: [ isComputing s; ]
                         systemExec \ s = Compute \ c;
                          c' \in scheduleComp\ sc\ \ c;
                         \implies computeStepSys \ md \ bv \ cm \ sc \ s (s(
                  systemThread := (systemThread \ s)(c \mapsto t),
                  systemState := (systemState \ s)(c \mapsto a),
                  systemExec := Compute c')
lemma compute-not-initialize:
   assumes comp: computeStepSys md bv cm sc s s'
   \mathbf{shows} \ \neg is Initializing \ s
   using assms computeStepSys.cases init-not-compute by blast
lemma initialize-not-compute:
   assumes init: initStepSys md bv cm sc s s'
   shows \neg isComputing s
```

using assms initStepSys.simps init-not-compute by blast definition stepSys where $stepSys\ md\ bv\ cm\ sc\ s\ s'\equiv initStepSys\ md\ bv\ cm\ sc\ s\ s'\lor computeStepSys\ md\ bv\ cm\ sc\ s\ s'$ **lemma** stepSys-init: initStepSys md bv cm sc s s' \Longrightarrow stepSys md bv cm sc s s' by (simp add: stepSys-def) **lemma** stepSys-init-rtranclp: (initStepSys md bv cm sc)** s s' \Longrightarrow (stepSys md bv cm sc)** s s' **by** (metis mono-rtranclp stepSys-init) **lemma** stepSys-compute: computeStepSys md bv cm sc s s' \Longrightarrow stepSys md bv cm sc s s' by (simp add: step-Sys-def) $\mathbf{lemma} \ \mathit{stepSys-compute-rtranclp} \colon (\mathit{computeStepSys} \ \mathit{md} \ \mathit{bv} \ \mathit{cm} \ \mathit{sc})^{**} \ \mathit{s} \ \mathit{s'} \Longrightarrow (\mathit{stepSys} \ \mathit{md} \ \mathit{bv} \ \mathit{cm} \ \mathit{sc})^{**} \ \mathit{s} \ \mathit{s'}$ **by** (metis mono-rtranclp stepSys-compute) **lemma** stepSys-initializing: assumes init: isInitializing s**shows** $stepSys \ md \ bv \ cm \ sc \ s \ s' = initStepSys \ md \ bv \ cm \ sc \ s \ s'$ unfolding stepSys-def using compute-not-initialize init by blast **lemma** stepSys-initializing-back: assumes init: isInitializing s' and step: stepSys md bv cm sc s s' shows is Initializing s proof have computeStepSys md bv cm sc s s' $\Longrightarrow \neg isInitializing s'$ **proof** (induction rule: computeStepSys.induct) case (push c t sb it) then show ?case apply simp by fastforce next case (pull c t sb it) then show ?case apply simp by fastforce case (execute c c' a t) then show ?case by simp aed hence ¬computeStepSys md bv cm sc s s' using init by blast hence h2: initStepSys md bv cm sc s s' using step unfolding stepSys-def by blast thus ?thesis using initStepSys.simps by blast lemma stepSysInit-ruleinv: ${\bf assumes}\ init:\ is Initializing\ s$ and exec: $systemExec\ s = Initialize\ (x \# xs)$ and step: $stepSys \ md \ bv \ cm \ sc \ s \ s'$ **shows** stepInit (bv \$ x) (systemThread s \$ x) (systemThread s' \$ x) proof -

— First show that *initStepSys* rule must have been applied, because the *Initialize* schedule is not empty.

```
from assms have h1: initStepSys md bv cm sc s s' using stepSys-initializing by blast
 — Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
{\bf lemma}\ step SysInit\text{-}redsch\text{-}rule inv:
 assumes init: isInitializing s
    and exec: systemExec\ s = Initialize\ (x \# xs)
    and step: stepSys md bv cm sc s s'
   shows systemExec s' = Initialize xs
proof -
   - The initStepSys rule must have been applied, because the Initialize schedule is not empty.
 from assms have h1: initStepSys md bv cm sc s s' using stepSys-initializing by blast
   Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
\mathbf{lemma}\ stepSysInit\text{-}initInv\text{-}ruleinv:
 assumes init: isInitializing s
    and exec: systemExec\ s = Initialize\ (x \# xs)
    and step: stepSys \ md \ bv \ cm \ sc \ s \ s'
   shows is Initializing s'
  - The initStepSys rule must have been applied, because the Initialize schedule is not empty.
 from assms have h1: initStepSys md bv cm sc s s' using stepSys-initializing by blast
 — Then the result follows by rule cases.
 from init exec h1 show ?thesis using initStepSys.cases by fastforce
qed
\mathbf{lemma}\ stepSysInit\text{-}sc\text{-}rev\text{-}ruleinv:
 assumes step: stepSys md bv cm sc s s'
     and exec: systemExec \ s' = Initialize \ xs
   shows \exists x. \ systemExec \ s = Initialize \ (x \# xs)
proof -
     Since s' is initializing, and we took a step, then s is initializing.
 from assms have h1: isInitializing s using stepSys-initializing-back init-init by blast
    - We must have taken an init step from s to s'.
 from assms h1 have h2: stepSys md bv cm sc s s' = initStepSys md bv cm sc s s'
   using stepSys-initializing by blast
 from h2 have h3: initStepSys md bv cm sc s s' using step unfolding stepSys-def by simp
    - ..and then the result follows by cases.
 from h1 h3 exec show ?thesis using initStepSys.cases by fastforce
qed
definition stepsSys where stepsSys md bv cm sc = (stepSys \ md \ bv \ cm \ sc)^{**}
definition initStepsSys where initStepsSys md bv cm sc = (initStepSys md bv cm sc)**
definition computeStepsSys where computeStepsSys md bv cm sc = (computeStepSys md bv cm sc)^{**}
```

 $\begin{array}{l} \textbf{definition} \ \ reachSys \ \ \textbf{where} \ \ reachSys \ md \ bv \ cm \ sc \ y \equiv \\ \exists \ x. \ \ initSys \ md \ \ sc \ x \ \land \ stepsSys \ md \ \ bv \ cm \ sc \ x \ y \end{array}$

 \mathbf{end}

Chapter 6

Verification Framework

6.1 Deductive Schemas

Definitions in this section set up schema for reasoning about system execution properties. One role of the schema is to state how component-level properties to support system-level properties.

theory Properties imports Behavior begin

6.1.1 Initialization Phase

The following definition introduces a notion of a thread initialization property for thread application logic (which abstracts thread entry point code). The property P holds for a thread's application logic if it holds for all output variable states vs' and output port states ps' that satisfy the thread's Initialize entry point behavior (appInit).

```
definition appInitProp :: 'a AppBehavior \Rightarrow ('a PortState * 'a VarState \Rightarrow bool) \Rightarrow bool where appInitProp a P \equiv \forall ao tvo. appInit a ao tvo \longrightarrow P (ao, tvo)
```

We introduce the notion a system initialization property. Currently, the only system features that can be "observed" by a system property are the variable states and application port states of a thread. A system initialization property makes observations about the results of "executing" the Initialization entry points of each thread (which only constrain variable states and output application port states. Therefore, the system initialization property is intuitively a family of properties indexed by component identifier c where each member of the family observes the variables states and output application port states for a given component/thread c.

The following definition states that a system initialization property P holds for the app model am portion of a system when, for all threads (identifiers) c, if a thread can undergo an initialize step from thread state t to thread state t', then the c-relevant portion of the property holds for the variable state tvar and output application port state appo elements of thread state t'.

 $\textbf{definition} \ \ \textit{sysInitProp} :: \textit{Model} \ \Rightarrow \ 'a \ \textit{AppBehaviors} \ \Rightarrow \ (\textit{CompId} \ \Rightarrow \ ('a \ \textit{PortState} \ * \ 'a \ \textit{VarState} \ \Rightarrow \ \textit{bool})) = > \ \textit{bool}$

```
where sysInitProp\ md\ bv\ P \equiv  \forall\ c \in modelCIDs\ md.\ \forall\ (t::'a\ ThreadState)\ t'.\ stepInit\ (bv\ \ c)\ t\ t' \longrightarrow P\ c\ (appo\ t',\ tvar\ t')
```

Now, we set up a verification condition sysInitVC for a system initialization property P. We intend to show that, to verify a system initialization property P (i.e., to show that P holds for an app model am, it is sufficient to show that for every thread component c in the model, the c-relevant portion of P is an thread initialization property (appInitProp) for c (i.e., for c's application logic).

```
definition sysInitVC :: Model \Rightarrow 'a \ AppBehaviors \Rightarrow (CompId \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool)) => prop
where sysInitVC \ md \ bv \ P \equiv (\bigwedge c. \ c \in modelCIDs \ md \Longrightarrow appInitProp \ (bv \ \ c) \ (P \ c))
```

The following lemma establishes that sysInitVC is a sound verification condition for system initialization property P: for a well-formed app model am, if sysInitVC holds, then sysInitProp holds.

```
\mathbf{lemma}\ in it Sys From Apps:
```

```
assumes wf-bm: wf-Model (md::Model)
     and wf-bm: wf-AppBehaviors md (bv::'a AppBehaviors)
     and vc: \land c. \ c \in modelCIDs \ md \Longrightarrow appInitProp \ (bv \ \ c) \ (P \ c)
   shows sysInitProp md bv P
proof (simp only: sysInitProp-def; clarify)
 \mathbf{fix} \ c
 \mathbf{fix}\ t\ t'\!\!::'a\ ThreadState
 assume a1: c \in modelCIDs \ md
    and a2: stepInit (bv \$ c) t t'
 thus P c (appo t', tvar t')
 proof -
   have appInit (bv \$ c) (appo t') (tvar t')
     using a 2 stepInit-ruleinv[of (bv \$ c) t t'] by blast
   thus ?thesis
     using a1 appInitProp-def vc by blast
 qed
qed
```

The following definition will interpret a system initialization property P in the context of a specific system state s.

```
definition sysStateProp :: Model \Rightarrow (CompId \Rightarrow ('a PortState * 'a VarState \Rightarrow bool)) \Rightarrow ('u, 'a) SystemState <math>\Rightarrow bool where sysStateProp \ md \ P \ s \equiv \forall \ c \in modelCIDs \ md. \ P \ c \ (appo \ (systemThread \ s \ s \ c), \ tvar \ (systemThread \ s \ s \ c))
```

The following definition forms the set of all possible Initialization Entrypoint outputs of thread component c, where outputs are pairs of var states (tvar) v and application output port states (appo) ao.

```
definition systemAppInit :: 'a AppBehaviors \Rightarrow CompId \Rightarrow ('a PortState <math>\times 'a VarState ) set where systemAppInit by c = \{ (ao, tvo) \mid ao tvo. appInit (bv $ c) ao tvo \}
```

The following definition projects a state to a tuple consisting of thread app output port states (appo) and thread variable states (tvar) – the two thread state elements affected by thread initialisation.

lemma sysInit-seq-bw-supseq:

```
\textbf{definition} \ appovar :: ('u, 'a) \ \textit{SystemState} \Rightarrow \textit{CompId} \Rightarrow ('a \ \textit{PortState} \times 'a \ \textit{VarState}) \ \textit{option}
 where appovar x c =
   (if \ c \in dom \ (system Thread \ x))
         then Some (appo (systemThread x \ c), tvar (systemThread x \ c))
         else None)
lemma appovar-te:
    \mathbf{assumes}\ c \in \mathit{dom}(\mathit{systemThread}\ x)
    shows approvar (x(systemThread :=
        (systemThread\ x)(c\mapsto (systemThread\ x\ \ \ c)(appo:=ao,\ tvar:=tvo)),\ systemExec:=e))\ c=
        Some (ao, tvo)
proof -
    have h1: tvar((systemThread\ x)(c \mapsto (systemThread\ x\ \ c)((appo := ao,\ tvar := tvo))\ \ \ c) = tvo
        by simp
    have h2: appo((systemThread\ x)(c \mapsto (systemThread\ x\ \$\ c)((appo:=ao,\ tvar:=tvo))\ \$\ c) = ao
    show ?thesis unfolding approvar-def by simp
qed
lemma sysInit-bw:
   \textbf{shows} \ \llbracket \textit{stepSys md bv com sc } x \ \textit{y}; \ \textit{systemExec } \textit{y} = \textit{Initialize cs} \ \rrbracket \Longrightarrow \textit{systemExec } \textit{x} \neq \textit{Initialize } \sqcap \textit{y} = \textit{SystemExec } \textit{y} = \textit{SystemExe
    using stepSysInit-sc-rev-ruleinv by fastforce
lemma sysInit-seq-bw-neq:
    [(stepSys\ md\ bv\ com\ sc)^{**}\ x\ y;\ x \neq y;\ systemExec\ y = Initialize\ cs] \implies systemExec\ x \neq Initialize\ []
proof (induction arbitrary: cs rule: rtranclp.induct)
    case (rtrancl-refl a)
    then show ?case by blast
    case (rtrancl-into-rtrancl a b c)
    have h1: (stepSys \ md \ bv \ com \ sc)^{**} a b using rtrancl-into-rtrancl.hyps(1) by blast
    have h2: stepSys \ md \ bv \ com \ sc \ b \ c \ using \ rtrancl-into-rtrancl.hyps(2) by blast
    have h3: \land cs. \ a \neq b \Longrightarrow systemExec \ b = Initialize \ cs \Longrightarrow systemExec \ a \neq Initialize \ []
        using rtrancl-into-rtrancl.IH by blast
    have h4: a \neq c by (simp add: rtrancl-into-rtrancl.prems(1))
    have h5: systemExec c = Initialize cs using rtrancl-into-rtrancl. prems(2) by blast
    show ?case
    proof (cases a = b)
        case True
        then show ?thesis
             using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems(2) sysInit-bw by blast
        case False
        then obtain cs' where systemExec b = Initialize cs'
             using h2 h5 stepSysInit-sc-rev-ruleinv by blast
        then show ?thesis using False h3 by blast
    qed
qed
```

```
[(stepSys\ md\ bv\ com\ sc)^{**}\ x\ y;\ systemExec\ y=Initialize\ cs\ ] \Longrightarrow (\exists\ as.\ systemExec\ x=Initialize\ (as\ @\ cs))
\mathbf{proof}\ (induction\ arbitrary:\ cs\ rule:\ rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 then show ?case
   by (metis append.assoc append-Cons append-Nil stepSysInit-sc-rev-ruleinv)
qed
lemma sysInit-none:
 \llbracket stepSys \ md \ bv \ com \ sc \ x \ y; \ systemExec \ y = Initialize \ cs; \ systemExec \ x = Initialize \ cs \ \rrbracket \implies x = y
 using stepSysInit-sc-rev-ruleinv by fastforce
lemma sysInit-seq-none:
 [(step Sys \ md \ bv \ com \ sc)^{**} \ x \ y; \ system Exec \ y = Initialize \ cs; \ system Exec \ x = Initialize \ cs] \implies x = y
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 obtain u where systemExec b = Initialize (u \# cs)
   using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems(1) stepSysInit-sc-rev-ruleinv by blast
 then show ?case
   using rtrancl-into-rtrancl.hyps(1) rtrancl-into-rtrancl.prems(2) sysInit-seq-bw-supseq by fastforce
qed
lemma sysInit-step-seq-set:
 assumes step: stepSys md bv com sc x y
     and exec: systemExec \ x = Initialize \ (c \# cs)
   shows approvar y \in \{ (approvar \ x)(c \mapsto v) \mid v. \ v \in systemAppInit \ bv \ c \}
proof -
 have stepSys \ md \ bv \ com \ sc \ x \ y = initStepSys \ md \ bv \ com \ sc \ x \ y
   using stepSys-initializing exec init-init by blast
 hence initStepSys md bv com sc x y using step by force
 thus ?thesis using exec
 proof (induction rule: initStepSys.induct)
   case (initialize s \ c \ cs \ t)
   obtain ps vs where h2: approvar (s(| systemThread := (systemThread s)(c \mapsto t),
                                   systemExec := Initialize \ cs) \ c = Some \ (ps, \ vs)
     using appovar-def domI fun-upd-same
     by (metis\ SystemState.SystemState.simps(1)\ SystemState.SystemState.simps(9)
         SystemState.SystemState.surjective SystemState.SystemState.update-convs(1))
   hence h3:(ps, vs) \in systemAppInit\ bv\ c\ unfolding\ systemAppInit\ def\ appovar\ def\ apply\ clarify
     \mathbf{using} \ initialize.hyps(3) \ stepInit-rule inv \ \mathbf{by} \ fastforce
   have h4: approver (s(systemThread := (systemThread s)(c \mapsto t),
                      systemExec := Initialize \ cs) = (approver \ s)(c \mapsto (ps, \ vs))
   proof
     \mathbf{fix} \ z
     show approvar (s(systemThread := (systemThread s)(c \mapsto t), systemExec := Initialize cs)) z =
```

```
((appovar\ s)(c \mapsto (ps,\ vs)))\ z
     proof (cases z = c)
       case True
       then show ?thesis
        by (simp add: h2)
     next
       case False
       then show ?thesis by (simp add: appovar-def)
     qed
   qed
   then show ?case using exec h3 using initialize.hyps(2) initialize.prems by auto
 next
   case (switch c)
   then show ?case by fastforce
qed
lemma sysInit-step-seq:
 assumes step: stepSys md bv com sc x y
    and exec: systemExec \ x = Initialize \ (c \# cs)
   shows approvar y \in map\text{-}Upd\text{-}seq (systemAppInit bv) {approvar x} [c]
proof -
 have stepSys \ md \ bv \ com \ sc \ x \ y = initStepSys \ md \ bv \ com \ sc \ x \ y
   using step stepSys-initializing exec init-init by blast
 hence h\theta: initStepSys\ md\ bv\ com\ sc\ x\ y using step by force
 thus ?thesis using exec
 proof (induction rule: initStepSys.induct)
   case (initialize s a as t)
     have h1: a = c using initialize.hyps(2) initialize.prems(1) by fastforce
     have h2: as = cs using initialize.hyps(2) initialize.prems(1) by fastforce
     \textbf{have } \textit{h3} : \textit{map-Upd-seq (systemAppInit bv)} \ \{\textit{appovar s}\} \ [c] = \{ \ (\textit{appovar s})(c \mapsto v) \ | v. \ v \in \textit{systemAppInit bv} \}
c
      by simp
     show ?case
       using step exec h0 sysInit-step-seq-set[of md bv com sc s y c cs]
        initStepSys.initialize[of\ s\ c\ cs\ bv\ t]\ initialize.hyps(1)\ initialize.hyps(3)
       apply (simp add: h1 h2 h3)
       using stepSys-initializing sysInit-step-seq-set
        by (smt\ (verit,\ best)\ (\land sc\ cm.\ \llbracket isInitializing\ s;\ systemExec\ s=Initialize\ (c\ \#\ cs);\ stepInit\ (bv\ \$\ c)
(systemThread \ s \ c) \ t \implies initStepSys \ md \ bv \ cm \ sc \ s \ (s \ systemThread := (systemThread \ s) \ (c \mapsto t), \ systemExec
:= Initialize (cs) > h1 h2 initialize.hyps(1) initialize.hyps(2) initialize.hyps(3) mem-Collect-eq old.prod.exhaust)
   next
     case (switch c)
       show ?case using exec switch.hyps(2) by (simp add: switch.prems)
   qed
qed
Lemma sysInit_seq is used to prove lemma sysInit_init_seq by induction.
lemma sysInit-seq:
 [stepsSys md bv com sc x y;
```

```
systemExec \ x = Initialize \ xs; \ systemExec \ y = Initialize \ [] \ ] \Longrightarrow
       appovar \ y \in map\text{-}Upd\text{-}seq \ (systemAppInit \ bv) \ \{appovar \ x\} \ xs
proof (induction xs arbitrary: x)
  case Nil
  then show ?case unfolding approvar-def stepsSys-def using sysInit-seq-none by fastforce
next
  case (Cons a xs)
  have h1: isInitializing x by (simp add: Cons.prems(2))
  obtain z where z1: stepSys md bv com sc x z
                   and z2: stepsSys md bv com sc z y
     using Cons.prems unfolding stepsSys-def
     by (metis Exec.inject(1) converse-rtranclpE list.distinct(1))
     have z3: systemExec\ z = Initialize\ (xs)\ using\ z1\ h1\ Cons.prems(2)\ stepSysInit-redsch-ruleinv\ by\ blast
     have z4: appovar z \in map\text{-}Upd\text{-}seq (systemAppInit bv) {appovar x} [a]
        using sysInit-step-seq Cons.prems(3) z1 Cons.prems(2) by blast
  show ?case using Cons.prems Cons.IH[of z] z1 z2 z3 z4
     by (metis (no-types, opaque-lifting) append-Cons append-Nil map-Upd-seq-comp-in)
qed
Lemma sysInit init seq shows that the system initialisations can also be expressed by means of the
recursive function map-Upd-seq.
lemma sysInit-init-seq:
  assumes steps: stepsSys md bv com sc x y
        and exec-x: systemExec x = Initialize (scheduleInit sc)
        and exec-y: systemExec\ y = Initialize\ []
     shows approvar y \in map\text{-}Upd\text{-}seq (systemAppInit bv) {approvar x} (scheduleInit sc)
  using assms by (simp add: sysInit-seq)
Lemma sysInit init merge shows that the order of initialisations does not matter.
lemma sysInit-init-merge:
  assumes wf-bm: wf-Model md
        and wf-bv: wf-AppBehaviors md bv
        and wf-sch: wf-SystemSchedule md sc
        and steps: stepsSys md bv com sc x y
        and exec-x: systemExec x = Initialize (scheduleInit sc)
        and exec-y: systemExec\ y = Initialize\ \bigcap
     shows appovar y \in
      \{appovar\ x\} ** \{ [+]_m \ set \ ms \ | ms. \ map-seq-in \ ms \ (map \ (maps-of \ (systemAppInit \ bv)) \ (scheduleInit \ sc)) \}
proof -
  have h0: isInitializing x by (simp add: exec-x)
  have h1: card (set (scheduleInit sc)) = length (scheduleInit sc)
     using wf-sch unfolding wf-SystemSchedule-def by simp
  have h2: \forall c \in modelCIDs \ md. \ (\exists \ ws \ qs. \ appInit \ (bv \ \ c) \ ws \ qs)
   \textbf{using} \ \textit{wf-bm wf-bv } \textbf{unfolding} \ \textit{wf-Model-def wf-AppBehaviors-def wf-AppBehavior-def wf-InitBehavior-Inhabited-def wf-AppBehavior-def wf-Notation were the state of the state 
     by blast
  hence h3: \forall x \in set (scheduleInit sc). systemAppInit by <math>x \neq \{\}
      using wf-sch unfolding wf-SystemSchedule-def systemAppInit-def by simp
  show ?thesis
     using exec-x exec-y h0 steps h1 h3
```

```
sysInit\text{-}init\text{-}seq[of\ md\ bv\ com\ sc\ x\ y]\\ map\text{-}Upd\text{-}Merge[of\ (scheduleInit\ sc)\ (systemAppInit\ bv)\ \{appovar\ x\}]\\ \mathbf{by}\ blast\\ \mathbf{qed}
```

Lemma sysInit_init_prop describes that after initialisation in any well-formed order all initialisation properties hold, given that the verification properties vc hold. No assumption is made concerning the executed initialisations except that all of them must have been executed. This can also be seen as a consequence of lemma sysInit_init_merge above that shows that any order of initialisations can be replaced by the simultaneous execution of all initialisations.

The proof uses the following strategy. Given the sequence of app initialisations $scheduleInit\ sc$, executing them with $stepsSys\ldots y$, the property $sysStateProp\ldots P\ y$. In order to show this, we first show that the effect of $stepsSys\ldots y$ can be simulated by $appovar\ y\in map\text{-}Upd\text{-}seq\ldots$. This is done by induction, replacing $scheduleInit\ sc$ by a variable xs, in lemma sysInit_seq. The term $appovar\ y\in map\text{-}Upd\text{-}seq\ldots$ can be shown to equal $appovar\ y\in \{\biguplus_m\ set\ ms\ |ms.\ map\text{-}seq\text{-}in\ ms\ldots(scheduleInit\ sc))\}$ using lemmas map_Upd_Merge and map_seq_merge_eq. This establishes that all initial states hold simultaneously. Quantifying over the components c and using vc, we prove $sysStateProp\ldots P\ y$.

```
lemma sysInit-state-prop:
 assumes wf-bm: wf-Model md
     and wf-bv: wf-AppBehaviors md bv
     and wf-sch: wf-SystemSchedule md sc
     and wf-state: wf-SystemState md x
     and exec-x: systemExec x = Initialize (scheduleInit sc)
     and exec-y: systemExec\ y = Initialize\ []
     and steps: stepsSys md bv com sc x y
     and vc: \land c. \ c \in modelCIDs \ md \Longrightarrow appInitProp \ (bv \ \ c) \ (P \ c)
   shows sysStateProp md P y
proof -
 have i0: isInitializing x by (simp add: exec-x)
 have h\theta: dom (appovar x) \subseteq modelCIDs md
   using wf-state unfolding approvar-def dom-def wf-SystemState-def by auto
 have h1: approvar y \in \{approvar\ x\} ** \{[+]_m\ set\ ms\ | ms.\ map-seq-in\ ms\ (map\ (maps-of\ (systemAppInit\ bv))
(scheduleInit\ sc))
   using exec-x exec-y i0 steps sysInit-init-merge wf-bm wf-bv wf-sch by blast
 have g0: \forall m \in \{[+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of (systemAppInit bv)) (scheduleInit sc))}\}. dom
(appovar\ x) \subseteq dom\ m
   using h0 wf-sch unfolding wf-SystemSchedule-def
    by (smt (verit) CollectD map-seq-merge-eq modelCIDs.simps)
 have g1: approver y \in \{ |+|_m \text{ set } ms \mid ms. \text{ } map\text{-seq-in } ms \text{ } (map \text{ } (maps\text{-of } (systemAppInit bv)) \text{ } (scheduleInit sc)) \}
   \mathbf{by}\ (\mathit{metis}\ (\mathit{no-types},\ \mathit{lifting})\ \mathit{g0}\ \mathit{h1}\ \mathit{map-Add-extend}\ \mathit{singleton-iff})
 hence h2: \land c. \ c \in modelCIDs \ md \Longrightarrow approver \ y \ \ c \in systemAppInit \ bv \ c
 proof -
   \mathbf{fix} \ c
   assume a1: c \in modelCIDs \ md
   have card (set (scheduleInit sc)) = length (scheduleInit sc)
     using wf-SystemSchedule-def wf-sch by presburger
   show approvar y \ c \in systemAppInit bv c
     using a1 q1 map-seq-merge-el wf-SystemSchedule-def wf-sch by fastforce
```

```
qed
 hence h3: \forall c \in modelCIDs \ md.
               (appo\ (systemThread\ y\ \$\ c),\ tvar\ (systemThread\ y\ \$\ c)) \in systemAppInit\ bv\ c
   using g1 wf-sch wf-state unfolding wf-SystemSchedule-def
   by (smt (verit, best) CollectD domIff map-seq-merge-eq map-some-val-given modelCIDs.simps approvar-def)
 have h4: \forall c \in modelCIDs \ md. \ P \ c \ (appo \ (systemThread \ y \ \ c), \ tvar \ (systemThread \ y \ \ c))
   by (smt (verit, best) appInitProp-def h3 mem-Collect-eq systemAppInit-def vc)
 thus ?thesis using sysStateProp-def by blast
qed
definition sysAppInvProp :: CompIds
                            \Rightarrow (CompId \Rightarrow ('a \ PortState \times 'a \ VarState \Rightarrow bool))
                            \Rightarrow (CompId \Rightarrow 'a \ VarState \Rightarrow bool)
                            \Rightarrow bool
 where sysAppInvProp\ cids\ P\ I \equiv \forall\ c \in cids.\ \forall\ ao\ tvo.\ P\ c\ (ao,\ tvo) \longrightarrow I\ c\ tvo
definition appInvProp ::
    'a \ AppBehavior \Rightarrow
   ('a\ VarState \Rightarrow bool) \Rightarrow — Invariant on variable states
   (('a\ PortState \times 'a\ VarState) \Rightarrow bool) \Rightarrow
   bool
 where appInvProp \ a \ I \ P \equiv
  \forall ai \ tvi \ d \ ao \ tvo. \ (I \ tvi) \land ((appCompute \ a) \ ai \ tvi \ d \ ao \ tvo) \longrightarrow (I \ tvo) \land P \ (ao, \ tvo)
definition sysInvProp ::
  Model
     \Rightarrow 'a AppBehaviors
        \Rightarrow ScheduleState \times ScheduleState
           \Rightarrow (CompId \Rightarrow 'a \ VarState \Rightarrow bool)
             \Rightarrow (CompId \Rightarrow 'a PortState \times 'a VarState \Rightarrow bool)
                 \Rightarrow bool
 where sysInvProp \ md \ bv \ sc \ I \ P \equiv
 \forall c \in modelCIDs md.
   \forall (t:: 'a \ ThreadState) \ t'. \ I \ c \ (tvar \ t) \ \land
     stepThread\ md\ c\ (bv\ \ c)\ sc\ t\ t'
      \longrightarrow I \ c \ (tvar \ t) \land P \ c \ (appo \ t, \ tvar \ t)
lemma [(stepSys \ md \ bv \ cm \ sc)^{**} \ s \ s'; isInitializing \ s'] \implies (initStepSys \ md \ bv \ cm \ sc)^{**} \ s \ s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by simp
next
 case (rtrancl-into-rtrancl a b c)
 have h: isInitializing b
   using rtrancl-into-rtrancl.hyps(2) rtrancl-into-rtrancl.prems stepSys-initializing-back by blast
 hence (initStepSys md bv cm sc)** a b using rtrancl-into-rtrancl.IH by blast
 then show ?case by (meson h rtrancl-into-rtrancl.hyps(2) rtranclp.simps stepSys-initializing)
```

```
qed
```

```
lemma \llbracket (stepSys \ md \ bv \ cm \ sc)^{**} \ s \ s'; \ isComputing \ s \ \rrbracket \implies (computeStepSys \ md \ bv \ cm \ sc)^{**} \ s \ s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by blast
next
 case (rtrancl-into-rtrancl a b c)
 have h: (computeStepSys \ md \ bv \ cm \ sc)^{**} \ a \ b
   using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems by blast
 have isComputing b
   using \ rtrancl-into-rtrancl.hyps(1) \ rtrancl-into-rtrancl.prems
   apply simp by (metis Exec.distinct(1) Exec.exhaust sysInit-seq-bw-supseq)
 then show ?case using initialize-not-compute
   \mathbf{by}\ (meson\ h\ rtrancl-into-rtrancl.hyps(2)\ rtranclp.rtrancl-into-rtrancl\ step Sys-def)
qed
lemma stepSysDcmpL: (stepSys\ md\ bv\ cm\ sc)^{**}\ s\ s' \Longrightarrow ((initStepSys\ md\ bv\ cm\ sc)^{**}\ OO\ (computeStepSys\ md\ bv\ cm\ sc)^{**}
bv \ cm \ sc)^{**}) \ s \ s'
proof (induction rule: rtranclp.induct)
 case (rtrancl-refl a)
 then show ?case by blast
 case (rtrancl-into-rtrancl a b c)
 obtain x where x1: (initStepSys\ md\ bv\ cm\ sc)^{**} a x and x2: (computeStepSys\ md\ bv\ cm\ sc)^{**} x b
   using rtrancl-into-rtrancl.IH by blast
 then show ?case
 proof (cases \ x = b)
   case True
   then show ?thesis by (metis relcomppI rtrancl-into-rtrancl.hyps(2) rtranclp.simps stepSys-def x1)
 next
   case False
   have isComputing x using False compute-not-initialize
     by (metis Exec.exhaust converse-rtranclpE init-init isComputing.elims(3) x2)
   hence computeStepSys md bv cm sc b c
     using stepSys-def stepSys-initializing-back x2 compute-not-initialize initialize-not-compute
    by (metis Exec.exhaust isComputing.simps isInitializing.elims(3) rtrancl-into-rtrancl.hyps(2) rtranclp.cases)
   then show ?thesis using x1 x2 by auto
 qed
qed
lemma stepSysDcmpR:
 assumes ((initStepSys md bv cm sc)** OO (computeStepSys md bv cm sc)**) s s'
 shows (stepSys \ md \ bv \ cm \ sc)^{**} \ s \ s'
proof -
 have ((stepSys \ md \ bv \ cm \ sc)^{**} \ OO \ (stepSys \ md \ bv \ cm \ sc)^{**}) \ s \ s'
   using stepSys-init-rtranclp stepSys-compute-rtranclp using assms by blast
 thus ?thesis by force
qed
```

```
lemma stepSysDcmp: (stepSys \ md \ bv \ cm \ sc)^{**} = (initStepSys \ md \ bv \ cm \ sc)^{**} \ OO \ (computeStepSys \ md \ bv \ cm
sc)**
proof -
 have \bigwedge s\ s'. (stepSys\ md\ bv\ cm\ sc)^{**}\ s\ s'=((initStepSys\ md\ bv\ cm\ sc)^{**}\ OO\ (computeStepSys\ md\ bv\ cm\ sc)^{**}
sc)^{**}) s s
   using stepSysDcmpL stepSysDcmpR by metis
 thus ?thesis by presburger
qed
lemma stepsSysDcmp: stepsSys md bv cm sc x = (\exists y. initStepsSys md bv cm sc <math>x y \land computeStepsSys md
bv \ cm \ sc \ y \ z)
 by (simp add: computeStepsSys-def initStepsSys-def relcompp-apply stepSysDcmp stepsSys-def)
lemma sysBehaviorDcmp:
 assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and init: initSys md sc x
    and steps: stepsSys md bv cm sc x z
    and comp: isComputing z
    and vc: \land c. \ c \in modelCIDs \ md \implies appInitProp \ (bv \ \ c) \ (P \ c)
   shows \exists y. initStepsSys\ md\ bv\ cm\ sc\ x\ y \land sysStateProp\ md\ P\ y \land computeStepsSys\ md\ bv\ cm\ sc\ y\ z
 obtain y where y1: (initStepSys\ md\ bv\ cm\ sc)^{**}\ x\ y and y2: (computeStepSys\ md\ bv\ cm\ sc)^{**}\ y\ z
   by (metis pick-middlep stepSysDcmpL steps stepsSys-def)
 have h1: isInitializing x using init initSys-def by auto
 have h2: isComputing y using y2 comp compute-compute compute-not-initialize
   by (metis Exec.exhaust converse-rtranclpE isInitializing.simps)
 have x \neq y using compute-not-init h1 h2 by blast
 then obtain y' where y3: (initStepSys md bv cm sc)** x y' and y4: initStepSys md bv cm sc y' y
   by (metis rtranclp.cases y1)
 have h3: systemExec\ y' = Initialize\ []
   by (meson compute-not-init h2 initStepSys.cases stepSysInit-initInv-ruleinv stepSys-init y4)
 have h4: systemExec\ x = Initialize\ (scheduleInit\ sc)\ using\ init\ initSys-def\ by\ blast
 have h5: wf-SystemState md x using init initSys-def by blast
 have sysStateProp md P y'
   using sysInit-state-prop[of md bv sc x y' cm P] using wf-bw wf-bv wf-sch using h3 h4 vc y3 h5
   by (metis stepSys-init-rtranclp stepsSys-def)
 hence sysStateProp \ md \ P \ y
   using y4 h2 stepSys-init[of md bv cm sc y' y] unfolding sysStateProp-def apply clarify
   using initStepSys.simps stepSysInit-initInv-ruleinv by fastforce
 then show ?thesis by (metis computeStepsSys-def initStepsSys-def y1 y2)
qed
lemma sys-init-wf-ThreadState:
 assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and init: initSys md sc x
   shows wf-SystemState md x
```

using init initSys-def by blast $\mathbf{lemma}\ sys\text{-}initState\text{-}wf\text{-}ThreadState$: assumes wf-bm: wf-Model md and wf-bv: wf-AppBehaviors md bv and wf-sch: wf-SystemSchedule md sc and wf-x: wf-SystemState md <math>xand init: isInitializing x and steps: initStepsSys md bv cm sc x y **shows** wf-SystemState md y using steps init wf-x unfolding initStepsSys-def **proof** (induction rule: rtranclp.induct) **case** (rtrancl-refl x)then show ?case by blast next case $(rtrancl-into-rtrancl\ x\ y\ z)$ show ?case using rtrancl-into-rtrancl.hyps(2) proof cases case (initialize c cs t) **have** a1: $dom (systemThread y) \subseteq modelCIDs md$ using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast have a2: wf-SystemState-ThreadStates md y using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast have a3: wf-SystemState-ThreadStates-dom md y using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast **have** a4: wf-ThreadState $md \ c \ (systemThread \ y \ \ c)$ using wf-bv unfolding wf-AppBehaviors-def wf-AppBehavior-def using a2 a3 unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def have a5: wf-AppBehavior md c (bv \$ c) using wf-AppBehaviors-def wf-bv by blast have a6: wf-ThreadState md c t using local.initialize(4) **proof** cases case (initialize ao tvo) **have** b1: wf-ThreadState-infi $md \ c \ (infi \ t)$ using a4 local.initialize(1) wf-ThreadState-def by auto **have** b2: wf-ThreadState-appi md c (appi t)using a4 local.initialize(1) wf-ThreadState-def by auto **have** b3: wf-ThreadState-appo md c (appo t) $\mathbf{using}\ a 5\ local. initialize\ \mathbf{unfolding}\ wf\text{-}AppBehavior\text{-}def\ wf\text{-}InitBehavior\text{-}def$ using stepInit.simps stepInit-ruleinv by blast **have** b4: wf-ThreadState-info md c (info t) using a4 local.initialize(1) wf-ThreadState-def by auto **have** b5: wf-ThreadState-tvar md c (tvar t)using a5 local.initialize unfolding wf-AppBehavior-def wf-InitBehavior-def **bv** simp **have** b6: wf-ThreadState-disp md c (disp t)using a4 local.initialize(1) wf-ThreadState-def by auto show ?thesis using b1 b2 b3 b4 b5 b6 unfolding wf-ThreadState-def by blast qed have a7: wf-ThreadState md c ((systemThread y)($c \mapsto t$) \$ c) by (simp add: a6)

```
have a8: wf-SystemState-ThreadStates md z
            unfolding a2 a7 local.initialize(1) unfolding wf-SystemState-ThreadStates-def
            apply simp by (metis a2 a6 map-get-def wf-SystemState-ThreadStates-def)
         have a9: wf-SystemState-ThreadStates-dom md z
            using a3 wf-bv local.initialize(1)
            \mathbf{unfolding}\ \textit{wf-AppBehavior-def}\ \textit{wf-AppBehaviors-def}\ \textit{wf-SystemState-ThreadStates-dom-def}
            apply simp by blast
      then show ?thesis
         by (simp add: a8 wf-SystemState-ThreadStates-dom-def wf-SystemState-def)
  next
      case (switch c)
     then show ?thesis
         using local.rtrancl-into-rtrancl(3) local.rtrancl-into-rtrancl(4) local.rtrancl-into-rtrancl(5)
         {\bf unfolding} \ \textit{wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def wf-SystemState-def w
  qed
qed
\mathbf{lemma}\ sys\text{-}initSteps\text{-}wf\text{-}ThreadState:
  assumes wf-bm: wf-Model md
         and wf-bv: wf-AppBehaviors md bv
         and wf-sch: wf-SystemSchedule md sc
         and init: initSys md sc x
         and steps: initStepsSys md bv cm sc x y
      shows wf-SystemState md y
  using assms sys-initState-wf-ThreadState initSys-def init-init by blast
{f lemma} sys-computeSteps-wf-ThreadState:
  assumes wf-bm: wf-Model md
         and wf-bv: wf-AppBehaviors md bv
         and wf-sch: wf-SystemSchedule md sc
         and wf-cm: wf-Communication md cm
         and wf-x: wf-SystemState md <math>x
        and comp: isComputing x
         and steps: computeStepsSys md bv cm sc x y
     shows wf-SystemState md y
proof -
  have f: finite (dom (modelPortDescrs md))
     using wf-bm unfolding wf-Model-Finite-def wf-Model-def by blast
  show ?thesis using steps comp wf-x unfolding computeStepsSys-def
  proof (induction rule: rtranclp.induct)
      case (rtrancl-refl x)
      then show ?case by blast
     case (rtrancl-into-rtrancl\ x\ y\ z)
     have a1: dom (systemThread y) \subseteq modelCIDs md
         using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast
     have a2: wf-SystemState-ThreadStates md y
         using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast
      have a3: wf-SystemState-ThreadStates-dom md y
```

```
using rtrancl-into-rtrancl.IH rtrancl-into-rtrancl.prems wf-SystemState-def by blast
show ?case using rtrancl-into-rtrancl.hyps(2)
proof cases
 case (push c t sb it)
 have a4: wf-ThreadState md \ c \ (systemThread \ y \ \ c)
   using a2 local.push(3) domI unfolding wf-SystemState-ThreadStates-def by (meson domI)
 have wf-ThreadState-info md c (info t)
   using a4 local.push(3) wf-ThreadState-def by auto
 hence a5: wf-ThreadState-info md c it using wf-cm unfolding wf-Communication-def
   using local.push(4) wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
   apply simp by fastforce
 have a6: wf-ThreadState md \ c \ (t(info := it))
   using a4 a5 local.push(3) unfolding wf-ThreadState-def by fastforce
 have a7: dom (systemThread z) \subseteq modelCIDs md
   using wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
 have a8: wf-SystemState-ThreadStates md z
   using a2 a3 a6 a7
    {\bf unfolding} \ wf\text{-}SystemState\text{-}ThreadStates\text{-}def \ wf\text{-}SystemState\text{-}ThreadStates\text{-}dom\text{-}def
   by (simp\ add:\ local.push(1))
 {\bf have}\ a9\colon wf\text{-}SystemState\text{-}ThreadStates\text{-}dom\ md\ z
   using a3 local.push(1) local.push(3) unfolding wf-SystemState-ThreadStates-dom-def
 then show ?thesis unfolding wf-SystemState-def using a7 a8 by auto
next
 case (pull c t sb it)
 have a4: wf-ThreadState md \ c \ (systemThread \ y \ \ c)
   using a2 local.pull(3) domI unfolding wf-SystemState-ThreadStates-def by (meson domI)
 have wf-ThreadState-infi md c (infi t)
   using a4 local.pull(3) wf-ThreadState-def by auto
 hence a5: wf-ThreadState-infi md c it using wf-cm unfolding wf-Communication-def
   using local.pull(4) wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
   apply simp by fastforce
 have a\theta: wf-ThreadState md c (t(infi := it))
   using a4 a5 local.pull(3) unfolding wf-ThreadState-def by fastforce
 have a7: dom (systemThread z) \subseteq modelCIDs md
   using wf-by unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
 have a8: wf-SystemState-ThreadStates md z
   using a2 a3 a6 a7
   unfolding wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
   by (simp\ add:\ local.pull(1))
 have a9: wf-SystemState-ThreadStates-dom md z
   using a3 local.pull(1) local.pull(3) unfolding wf-SystemState-ThreadStates-dom-def
   by auto
 then show ?thesis using a7 a8 wf-SystemState-def by blast
next
 case (execute c c' a t)
 have a4: wf-ThreadState md \ c \ (systemThread \ y \ \ c)
   using a2 a3 wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def
     wf-SystemState-ThreadStates-def wf-SystemState-ThreadStates-dom-def
   by simp
```

```
have a5: wf-AppBehavior md c (bv $ c) using wf-AppBehaviors-def wf-bv by blast
have a6: wf-ThreadState md c t using local.execute(5)
proof cases
 case (dispatch dsp)
 have b1: wf-ThreadState md c ((systemThread y \ \ c) (disp := dsp))
   \textbf{using} \ \textit{a4} \ \textit{a5} \ \textit{wf-computeDispatchStatus} [\textit{of} \ \textit{md} \ \textit{c}] \ \textit{wf-ThreadState-def} \ \textit{wf-bm}
   unfolding wf-AppBehavior-def using local.dispatch(2) by fastforce
 have b2: inModelCID md c using a5 unfolding wf-AppBehavior-def by simp
 have dispatchInputPorts\ dsp \subseteq inPortsOfCID\ md\ c
 proof (cases dsp)
   {f case} NotEnabled
   then show ?thesis using local.dispatch(3) by blast
 next
   case (Periodic x2)
   then show ?thesis
     using b1 unfolding wf-ThreadState-def wf-ThreadState-disp-def by (simp add: subsetI)
   case (Sporadic x3)
   then show ?thesis
     using b1 unfolding wf-ThreadState-def wf-ThreadState-disp-def
     apply (simp only: disp-elem.simps) by fastforce
 qed
 hence h1: dispatchInputPorts dsp \subseteq dom (modelPortDescrs md)
   using a5 wf-Model-def wf-bm
   unfolding wf-AppBehavior-def wf-Model-CompDescrsContainedPortIds-def
   apply (simp add: subset-iff) by blast
 hence b3: finite (dispatchInputPorts dsp) by (simp add: f finite-subset)
 have b4: \forall p \in dispatchInputPorts\ dsp.\ inModelPID\ md\ p\ using\ h1\ by\ auto
 then show ?thesis
   using receiveInputs-wf-ThreadState b1 b2 b3 local.dispatch(4) wf-bm by blast
next
 case (compute ao tvo)
 have b1: wf-ThreadState-appi md c (appi (systemThread y $ c))
   using a4 wf-ThreadState-def by blast
 have b2: wf-ThreadState-appi md c
          (clearAll\ (dom\ (appi\ (systemThread\ y\ \$\ c)))\ (appi\ (systemThread\ y\ \$\ c)))
   using b1 wf-clearAll-appi by blast
 have b3: wf-ThreadState-appo md c ao
   using a5 local.compute(3)
   unfolding wf-AppBehavior-def wf-ComputeBehavior-def by blast
 have b4: wf-ThreadState-tvar md c tvo
   using a5 local.compute(3)
   unfolding wf-AppBehavior-def wf-ComputeBehavior-def by blast
 show ?thesis unfolding wf-ThreadState-def
   using a4 b2 b3 b4 local.compute(1) wf-ThreadState-def by auto
 case (complete appo' info')
 have b1: wf-ThreadState-appo md c (appo (systemThread y \ \ c))
   using a4 wf-ThreadState-def by blast
 have b2: wf-ThreadState-info md c (info (systemThread y \ \ c))
```

```
using a4 wf-ThreadState-def by blast
      have b3: wf-ThreadState-appo md c appo' \land wf-ThreadState-info md c info'
        using b1 b2 local.complete(3) sendOutput-wf-PortStates by blast
      then show ?thesis unfolding wf-ThreadState-def
        using a4 local.complete(1) wf-ThreadState-def wf-ThreadState-disp-NotEnabled by auto
    qed
    have a7: dom (systemThread z) \subseteq modelCIDs md
      using wf-bv unfolding wf-AppBehavior-def wf-AppBehaviors-def by (simp add: subsetI)
    have a8: wf-SystemState-ThreadStates md z
      using a2 a3 a6 a7
       {\bf unfolding} \ wf-SystemState-ThreadStates-def \ wf-SystemState-ThreadStates-dom-def
      by (simp \ add: local.execute(1))
    have a9: wf-SystemState-ThreadStates-dom md z
       \textbf{using} \ \ a \textit{3} \ \ a \textit{7} \ \ local. execute (\textit{1}) \ \ \textbf{unfolding} \ \ \textit{wf-SystemState-ThreadStates-dom-def} 
      by auto
    then show ?thesis using a7 a8 wf-SystemState-def by blast
   qed
 qed
qed
lemma \ sys-steps-wf-ThreadState:
 assumes wf-bm: wf-Model md
    and wf-bv: wf-AppBehaviors md bv
    and wf-sch: wf-SystemSchedule md sc
    and wf-cm: wf-Communication md cm
    and reach: reachSys md bv cm sc z
  shows wf-SystemState md z
proof -
 obtain x where x1: initSys md sc x and x2: stepsSys md bv cm sc x z
   using reach unfolding reachSys-def by blast
 obtain y where y1: initStepsSys md bv cm sc x y and y2: computeStepsSys md bv cm sc y z
   using stepsSysDcmp x2 by blast
 have h1: wf-SystemState mdy
   using sys-initSteps-wf-ThreadState wf-bm wf-bv wf-sch x1 y1 by blast
 show ?thesis
 proof (cases is Computing z)
  case True
  then show ?thesis
    \mathbf{by}\ (metis\ Exec. exhaust\ compute Steps Sys-def\ compute-not-initialize
        converse-rtranclpE h1 init-init isComputing.elims(3) sys-computeSteps-wf-ThreadState
        wf-bm wf-bv wf-cm wf-sch y2)
 next
  case False
  then show ?thesis
    by (metis Exec.exhaust computeStepsSys-def compute-compute compute-not-initialize
        converse-rtranclpE\ h1\ isInitializing.simps\ sys-computeSteps-wf-ThreadState
        wf-bm wf-bv wf-cm wf-sch y2)
 qed
qed
```

```
 \begin{array}{l} \textbf{definition} \ appInitIncProp :: 'a \ AppBehavior \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool) \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool) \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool) \Rightarrow ('a \ PortState * 'a \ VarState \Rightarrow bool) \Rightarrow (ao, tvo) \\ \textbf{where} \ appInitIncProp \ a \ P \ Q \equiv \forall \ ao \ tvo. \ appInit \ a \ ao \ tvo \land P \ (ao, tvo) \longrightarrow Q \ (ao, tvo) \\ \textbf{definition} \ sysIncInvProp :: \\ Model \\ \Rightarrow 'a \ AppBehaviors \\ \Rightarrow \ ScheduleState \times ScheduleState \\ \Rightarrow \ (CompId \Rightarrow 'a \ VarState \Rightarrow bool) \Rightarrow (CompId \Rightarrow 'a \ VarState \Rightarrow bool) \\ \Rightarrow \ (CompId \Rightarrow 'a \ VarState \times 'a \ VarState \Rightarrow bool) \\ \Rightarrow \ bool \\ \textbf{where} \ sysIncInvProp \ md \ bv \ sc \ I \ J \ P \equiv \\ \forall \ c \in \ modelCIDs \ md. \\ \forall \ (t:: 'a \ ThreadState) \ t'. \ I \ c \ (tvar \ t) \land J \ c \ (tvar \ t) \land step Thread \ md \ c \ (bv \ s \ c) \ sc \ t \ t' \\ \longrightarrow \ J \ c \ (tvar \ t) \land P \ c \ (appo \ t, tvar \ t) \\ \end{array}
```

end

Part III

Libraries

Chapter 7

State Reordering

This chapter describes states as partial maps and defines concepts that permit reasoning and reordering of sequences of states and state updates.

```
theory SetsAndMaps
imports Main
begin
```

7.1 States as Partial Functions

```
definition opt-get :: 'a \ option \Rightarrow 'a
 where [simp add]: opt-get optval \equiv the optval
definition map\text{-}get :: ('a, 'b) \ map \Rightarrow 'a \Rightarrow 'b \ (infixl \$ 73)
 where [simp add]: map-get m k = the (m k)
lemma map-some-val:
 assumes x \in dom f
 shows (f x = Some y) = (f \$ x = y)
 \mathbf{show}\;f\;x=\mathit{Some}\;y\Longrightarrow f\;\$\;x=y
next
 show f \$ x = y \Longrightarrow f x = Some y
   using assms by force
lemma map-some-val-given:
 assumes f x = Some y
 shows f \$ x = y
 by (simp add: assms)
lemma singleton-unfold: [a \mapsto b] = (\lambda x. \text{ if } x = a \text{ then Some } b \text{ else None})
```

lemma map-Add-extend:

```
by fastforce  \begin{aligned} \textbf{lemma} & singleton\text{-}map\text{-}upd\text{:} & m(a \mapsto b) = m ++ [a \mapsto b] \\ & \textbf{unfolding} & map\text{-}add\text{-}def & singleton\text{-}unfold \\ & \textbf{by} & fastforce \end{aligned}
```

7.2 Sets of States and State Updates

```
definition map\text{-}Add (infixl ** 100) where map\text{-}Add X Y = \{x ++ y \mid x y. x \in X \land y \in Y \}
lemma map\text{-}Add\text{-}assoc: X ** (Y ** Z) = (X ** Y) ** Z
proof
 \mathbf{show}\ X\ **\ Y\ **\ Z\subseteq X\ **\ (Y\ **\ Z)
 proof
   \mathbf{fix} \ x
   assume x \in X ** Y ** Z
   then show x \in X ** (Y ** Z) unfolding map-Add-def apply simp
     by (metis map-add-assoc)
   qed
\mathbf{next}
 show X ** (Y ** Z) \subseteq X ** Y ** Z unfolding map-Add-def apply simp by force
lemma map-Add-unit-right[simp]: X ** \{Map.empty\} = X unfolding map-Add-def by force
lemma map-Add-unit-left[simp]: {Map.empty} ** X = X unfolding map-Add-def by force
\mathbf{lemma}\ \mathit{map-Add-empty-right}[\mathit{simp}] \colon X \mathrel{**} \{\} = \{\}\ \mathbf{unfolding}\ \mathit{map-Add-def}\ \mathbf{by}\ \mathit{simp}
lemma map\text{-}Add\text{-}empty\text{-}left[simp]: {} ** X = \{\} unfolding map\text{-}Add\text{-}def by simp
lemma map\text{-}Add\text{-}extract: \{s ++ m \mid s \text{ m. } s \in S \land p \text{ m }\} = S ** \{ \text{ m } \mid \text{ m. } p \text{ m }\}
proof
 show \{s ++ m \mid s \ m. \ s \in S \land p \ m\} \subseteq S ** \{m \mid m. \ p \ m\} using map-Add-def by fastforce
 show S ** \{m \mid m. p m\} \subseteq \{s ++ m \mid s m. s \in S \land p m\} by (simp \ add: map-Add-def)
qed
lemma map-Add-over:
 assumes x: x \in S ** T
     and d: \forall y \in T. dom \ x \subseteq dom \ y
   shows x \in T
proof -
 obtain p q where x1: p \in S and x2: q \in T and x3: x = p ++ q using x
   by (smt (verit) CollectD map-Add-def)
 then have h1: dom \ x \subseteq dom \ q  using d by simp
 then show ?thesis
   by (metis Un-iff dom-map-add map-add-subsumed1 map-add-subsumed2 map-le-def map-le-map-add
       subsetI subset-antisym x2 x3)
ged
```

```
assumes x: x \in S ** T
   and d: \forall a \in S. \forall b \in T. dom \ a \subseteq dom \ b
 shows x \in T
using x d
by (smt (verit) CollectD Un-absorb2 dom-map-add map-Add-def map-le-antisym map-le-def map-le-map-add)
```

Merging States 7.3

```
definition merge :: ('a \rightharpoonup 'b) \Rightarrow ('a \rightharpoonup 'b) \Rightarrow ('a \rightharpoonup 'b) (infixl \uplus_m 55) where
  m_1 \uplus_m m_2 \equiv \lambda a. if \exists y. {Some y} = {m_1 \ a, m_2 \ a} - {None} then (THE b. b \in \{m_1 \ a, m_2 \ a} - {None})
lemma merge-unit[simp]: m \uplus_m Map.empty = m
proof
 \mathbf{fix} \ x
 show (m \uplus_m Map.empty) x = m x
   proof (cases m \ x = None)
     case True
     then show ?thesis
       by (simp add: merge-def)
   next
     {\bf case}\ \mathit{False}
     then show ?thesis
       apply (simp add: merge-def)
       by auto
   \mathbf{qed}
qed
lemma merge-comm: m_1 \uplus_m m_2 = m_2 \uplus_m m_1
 \mathbf{fix} \ x
 show (m_1 \uplus_m m_2) x = (m_2 \uplus_m m_1) x
 proof (cases (m_1 \uplus_m m_2) x = None)
   {\bf case}\ {\it True}
   then show ?thesis
     by (smt (verit) insertI1 insert-commute merge-def singletonD the-equality)
 next
   case False
   then show ?thesis
     by (simp add: insert-commute merge-def)
 qed
qed
lemma map-merge-left-sub: dom m_1 \cap dom \ m_2 = \{\} \Longrightarrow m_1 \subseteq_m (m_1 \uplus_m m_2)
proof (simp only: map-le-def; standard)
 \mathbf{fix} \ a
 assume a1: dom m_1 \cap dom m_2 = \{\}
    and a2: a \in dom \ m_1
 have x1: m_2 \ a = None
```

```
using a1 a2 by blast
 from a2 obtain y where y1: m_1 a = Some y by blast
 show m_1 a = (m_1 \uplus_m m_2) a using a unfolding merge-def dom-def apply (simp add: x1 y1)
   by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
\mathbf{qed}
lemma map-merge-right-sub: dom m_1 \cap dom \ m_2 = \{\} \Longrightarrow m_2 \subseteq_m (m_1 \uplus_m m_2)
 by (metis inf-commute map-merge-left-sub merge-comm)
lemma assoc-disjoint:
 assumes d1: dom \ m_1 \cap dom \ m_2 = \{\}
    and d2: dom m_1 \cap dom m_3 = \{\}
    and d3: dom m_2 \cap dom m_3 = \{\}
   shows (m_1 \uplus_m m_2) \uplus_m m_3 = m_1 \uplus_m (m_2 \uplus_m m_3)
proof -
 have h1: (m_1 \uplus_m m_2) \uplus_m m_3 \subseteq_m m_1 \uplus_m (m_2 \uplus_m m_3)
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a \in dom \ (m_1 \uplus_m m_2 \uplus_m m_3)
   then obtain y where y1: (m_1 \uplus_m m_2 \uplus_m m_3) a = Some y by blast
   hence h_4: Some y = (m_1 \uplus_m (m_2 \uplus_m m_3)) a
   proof (cases a \in dom m_1)
    case True
    have u1: m_1 \ a = Some \ y
      using y1 True d1 apply (simp add: merge-def)
      by (smt (z3) Diff-iff d2 domIff insert-absorb insert-disjoint(2) insert-iff option.distinct(1) the1-equality)
     then show ?thesis
      using True d1 d2 apply (simp add: merge-def)
    by (smt (verit) Diff-insert-absorb domIff insertE insert-absorb insert-absorb2 insert-commute insert-disjoint(2)
insert-not-empty option.distinct(1) the-equality)
   next
     case False
    have u2: m_1 a = None using False by blast
     then show ?thesis
     proof (cases a \in dom m_2)
      case True
      have u1: m_2 \ a = Some \ y
        using y1 True d2 apply (simp add: merge-def)
       by (smt (23) Diff-iff d3 domIff insert-absorb insert-disjoint(1) insert-iff option.distinct(1) the 1-equality)
      have u3: m_3 a = None using True d3 by blast
     then show ?thesis
      using True u1 u2 u3 apply (simp add: merge-def)
    by (smt (verit, best) Diff-cancel empty-Diff insert-Diff-if member-remove not-None-eq remove-def the-equality)
     next
      case False
      have u3: m_2 a = None using False by blast
      have u1: m_3 \ a = Some \ y
        using y1 u2 u3 apply (simp add: merge-def)
```

qed

```
by (smt (23) Diff-cancel Diff-insert-absorb insert-absorb2 insert-not-empty option.simps(3) singletonD
the I-unique)
       then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
     qed
   qed
   show (m_1 \uplus_m m_2 \uplus_m m_3) a = (m_1 \uplus_m (m_2 \uplus_m m_3)) a by (simp \ add: h4 \ y1)
 have h2: m_1 \uplus_m (m_2 \uplus_m m_3) \subseteq_m (m_1 \uplus_m m_2) \uplus_m m_3
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a1: a \in dom \ (m_1 \uplus_m \ (m_2 \uplus_m \ m_3))
   then obtain y where y1: (m_1 \uplus_m (m_2 \uplus_m m_3)) a = Some y by blast
   hence h5: Some y = (m_1 \uplus_m m_2 \uplus_m m_3) a
   proof (cases a \in dom \ m_1)
     case True
     have u1: m_1 \ a = Some \ y
       using y1 True apply (simp add: merge-def)
      by (smt (z3) Diff-iff a1 domIff insertCI insertE the-equality y1)
     have u2: m_2 \ a = None \ using \ True \ d1 by blast
     have u3: m_3 \ a = None  using True d2 by blast
     then show ?thesis
      using True u1 u2 u3 y1 apply (simp add: merge-def)
       by (smt (verit) option.distinct(1) the-equality)
   next
     case False
     have u2: m_1 a = None using False by blast
     then show ?thesis
     proof (cases a \in dom \ m_2)
       case True
      have u1: m_2 \ a = Some \ y
        using y1 u2 True d2 apply (simp add: merge-def)
        \mathbf{by}\ (\mathit{smt}\ (\mathit{z3})\ \mathit{Diff-iff}\ \mathit{domIff}\ \mathit{insert-iff}\ \mathit{option}.\mathit{simps}(3)\ \mathit{theI})
      have u3: m_3 \ a = None  using True d3 by blast
      then show ?thesis
        using u1 u2 u3 apply (simp add: merge-def)
        by (smt (verit, best) Diff-insert-absorb emptyE insertE insert-commute option.distinct(1) the-equality)
     next
       case False
      have u1: m_2 \ a = None  using False  by blast
      have u3: m_3 a = Some y
        using y1 u2 u1 apply (simp add: merge-def)
        by (smt (z3) Diff-iff insert-Diff1 option.distinct(1) singletonD singletonI theI)
       then show ?thesis using False u1 u2 u3 by (simp add: merge-def)
     qed
   qed
   show (m_1 \uplus_m (m_2 \uplus_m m_3)) a = (m_1 \uplus_m m_2 \uplus_m m_3) a by (simp\ add:\ h5\ y1)
 show ?thesis using h1 h2 map-le-antisym by blast
```

```
definition Merge :: ('a \rightharpoonup 'b) set \Rightarrow ('a \rightharpoonup 'b) (\biguplus_m - [900] 900) where
 ([+]_m M) \equiv \lambda a. \ if (\exists y. \{Some \ y\} = \{b \mid b \ m. \ m \in M \land m \ a = b \land b \neq None \})
    then (THE b. \exists m. m \in M \land m \ a = b \land b \neq None)
   else\ None
lemma Merge-empty[simp]: (\biguplus_{m} \{\}) = Map.empty
 unfolding Merge-def by simp
lemma map-Merge-not-none: (\biguplus_m M) a \neq None \Longrightarrow \exists y. \forall m \in M. m \ a \neq None \longrightarrow m \ a = Some \ y
proof -
 assume a1: (\biguplus_m M) \ a \neq None
 then obtain y where y1: (\biguplus_m M) a = Some y by blast
 hence h1: Some y = (THE \ b. \ \exists \ m. \ m \in M \land m \ a = b \land b \neq None)
   by (metis\ (mono-tags,\ lifting)\ Merge-def\ option.distinct(1))
 have \forall m \in M. m \ a \neq None \longrightarrow m \ a = Some \ y
 proof
   fix m
   assume m1: m \in M
   show m \ a \neq None \longrightarrow m \ a = Some \ y
   proof
     assume m2: m \ a \neq None
     show m \ a = Some \ y \ using \ a1 \ m1 \ m2 \ apply(simp \ add: h1 \ Merge-def)
       by (smt (verit, del-insts) mem-Collect-eq option.distinct(1) singleton-iff the I-unique)
   qed
 qed
 thus ?thesis by blast
qed
lemma map-Merge-le: [m \in M; \forall m' \in M. \ dom \ m \cap dom \ m' = \{\}] \Longrightarrow ([+]_m \ M) \mid 'dom \ m \subseteq_m \ m
 by fastforce
lemma map-Merge-dom-sub: dom (\biguplus_m M) \subseteq (\bigcup_m m \in M. dom m)
proof
 \mathbf{fix} \ x
 assume a1: x \in dom([+]_m M)
 then show x \in (\bigcup m \in M. \ dom \ m)
   unfolding dom-def apply(simp add: Merge-def)
   by (smt (verit, best) insertI1 mem-Collect-eq option.distinct(1))
qed
lemma map-Merge-dom:
 assumes \forall m_1 \in M. \forall m_2 \in M. dom m_1 \cap dom m_2 = \{\}
 shows dom (\biguplus_m M) = (\bigcup_m m \in M. \ dom \ m)
 \mathbf{show}\ \mathit{dom}\ (\biguplus_{\ m}\ \mathit{M})\subseteq (\bigcup_{\ }m\in\mathit{M}.\ \mathit{dom}\ \mathit{m})
 proof
   \mathbf{fix} \ x
   assume x \in dom (\biguplus_m M)
   then show x \in (\bigcup m \in M. \ dom \ m)
     unfolding dom-def apply(simp add: Merge-def)
```

```
by (smt (verit) insertI1 mem-Collect-eq option.distinct(1))
 qed
next
 show (\bigcup m \in M. \ dom \ m) \subseteq dom \ (\biguplus_m \ M)
 proof
   \mathbf{fix} \ x
   assume x \in (\bigcup m \in M. \ dom \ m)
   then show x \in dom([+]_m M)
     unfolding dom-def apply(simp add: Merge-def)
     using assms by fastforce
 qed
qed
lemma not-dom-Merge:
 assumes a: a \notin M
     and d: \forall m \in M. \ dom \ a \cap dom \ m = \{\}
   shows dom\ a\cap dom\ (\biguplus_m\ M)=\{\}
proof
 have \bigwedge x. \ x \in dom \ a \Longrightarrow x \notin dom \ ([+]_m \ M)
   using a d unfolding Merge-def apply (simp add: dom-def; clarify)
   by (smt (verit) domI empty-Collect-eq insert-disjoint(2) insert-dom insert-not-empty)
 thus dom\ a\cap dom\ ([+]_m\ M)\subseteq \{\} by blast
 show \{\} \subseteq dom \ a \cap dom \ ([+]_m \ M) \ by \ blast
qed
lemma empty-Merge:
 assumes a: a = Map.empty
   shows dom \ a \cap dom \ (\biguplus_m \ M) = \{\}
 by (simp add: assms)
{\bf lemma}\ merge\text{-}Merge\text{-}union:
 assumes d: \forall m' \in M. \ dom \ m \cap dom \ m' = \{\}
 shows [+]_m (M \cup \{m\}) = [+]_m M \uplus_m m
proof (rule map-le-antisym)
 show h1: (\biguplus_m (M \cup \{m\})) \subseteq_m (\biguplus_m M \uplus_m m)
 proof (simp only: map-le-def; standard)
   \mathbf{fix} \ a
   assume a1: a \in dom (\biguplus_m (M \cup \{m\}))
   then obtain y where a2: Some y = (\biguplus_m (M \cup \{m\})) a by force
   have Some y = (\biguplus_m M \uplus_m m) a
   proof (cases \ a \in dom \ m)
     case True
     then have t1: a \in dom \ m \ by \ blast
     then have a3: Some y = m a using a2 unfolding Merge-def
       by (metis (mono-tags, lifting) UnI2 domIff mem-Collect-eq option.simps(3)
          singletonD singletonI the-equality)
     show ?thesis
     proof (cases \ a \in dom \ ([+]_m \ M))
       case True
```

```
have ([+]_m M) a = Some y
        using t1 True d unfolding Merge-def apply (simp only: a2 a3)
        by (smt (verit) domIff empty-Collect-eq insert-absorb insert-disjoint(2) insert-not-empty)
      then show ?thesis using t1 d a3 unfolding Merge-def
        by (smt (verit, best) domIff insert-disjoint(1) insert-dom mem-Collect-eq singletonI)
     next
      case False
      then have t2: ([+]_m M) a = None by (simp \ add: \ dom Iff)
      show ?thesis using False t1 d a3 unfolding merge-def apply (simp add: t2)
        by (smt (verit, ccfv-threshold) Diff-empty Diff-insert0 emptyE insertE the-equality)
     qed
   next
     case False
    hence t4: m \ a = None \ by \ blast
    hence t5: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None
      using a2 t4 unfolding Merge-def
      by (metis (mono-tags, lifting) Un-iff mem-Collect-eq option.simps(3) singleton-iff the-equality)
     then obtain m' where t6: m' \in M and t7: m' = Some y
      using a1 unfolding Merge-def
      by (smt (verit, ccfv-threshold) False Un-iff domIff empty-Collect-eq insert-not-empty singletonD)
     hence t5: (+)_m M) a = Some y using t5 unfolding Merge-def apply simp
      by (smt (verit, ccfv-threshold) Collect-cong option.distinct(1) singleton-conv the-equality)
     then show ?thesis using t5 unfolding merge-def
      by (simp add: insert-commute t4)
   qed
   then show ([+]_m (M \cup \{m\})) a = ([+]_m M \uplus_m m) a by (simp \ add: a2)
 qed
next
 show h2: ([+]_m \ M \uplus_m \ m) \subseteq_m ([+]_m \ (M \cup \{m\}))
 proof (simp only: map-le-def; standard)
   assume a3: a \in dom (\biguplus_m M \uplus_m m)
   then obtain y where b1: Some y = (\biguplus_m M \uplus_m m) a by force
   have b2: Some y = ([+]_m (M \cup \{m\})) a
   proof (cases \ a \in dom \ m)
    {f case} True
    hence b3: m \ a = Some \ y \ using \ b1 \ unfolding \ merge-def
      by (smt (z3) Diff-iff domIff empty-Collect-eq insert-Diff1 insert-Diff-single insert-absorb
          insert-commute insert-iff insert-not-empty merge-def not-Some-eq singletonD singletonI theI)
    hence b5: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None
      using True d by blast
     hence b6: \forall m' \in M \cup \{m\}. m' \ a = Some \ y \lor m' \ a = None \ using \ b3 \ by \ fastforce
     then show ?thesis unfolding Merge-def
      by (smt (23) Collect-cong True Un-insert-right dom Iff insert-iff singleton-conv2 the-equality)
   next
    {\bf case}\ \mathit{False}
    hence b7: m \ a = None \ by \ blast
    hence b8: Some y = (\biguplus_m M) a using b1 unfolding merge-def
      by (metis Diff-iff insertI1 insert-absorb2 option.distinct(1) singletonD the-equality)
     hence b9: \forall m' \in M. \ m' \ a = Some \ y \lor m' \ a = None \ unfolding \ Merge-def
```

```
by (metis (mono-tags, lifting) mem-Collect-eq option.simps(3) singleton-iff the-equality)
    hence t8: \forall m' \in M \cup \{m\}. m' \ a = Some \ y \lor m' \ a = None \ using \ b7 \ by \ simp
    from b8\ b9 obtain m' where x1: m' \in M and x2: m' a = Some\ y unfolding Merge-def
      by (smt (verit, best) all-not-in-conv empty-not-insert mem-Collect-eq option.distinct(1))
    then show ?thesis using t8 unfolding Merge-def
      by (smt (z3) Collect-cong Collect-empty-eq UnCI singleton-conv the-equality)
   qed
   show ([+]_m M \uplus_m m) a = ([+]_m (M \cup \{m\})) a
    using b1 b2 by presburger
 qed
qed
lemma merge-Merge-diff:
 assumes m: m \in M
    and d: \forall m' \in M - \{m\}. \ dom \ m \cap dom \ m' = \{\}
 shows [+]_m M = [+]_m (M - \{m\}) \uplus_m m
 using d m merge-Merge-union[of M-\{m\} m] by (simp \ add: insert-absorb)
lemma map-add-merge:
 assumes d: dom \ m_1 \cap dom \ m_2 = \{\}
 shows m_1 ++ m_2 = m_1 \uplus_m m_2
proof (rule map-le-antisym)
 show m_1 ++ m_2 \subseteq_m m_1 \uplus_m m_2
 proof (simp only: map-le-def; standard)
   assume a1: a \in dom (m_1 ++ m_2)
   then obtain y where y1: Some y = (m_1 + + m_2) a by (metis domD)
   hence Some y = (m_1 \uplus_m m_2) a
   proof (cases a \in dom m_1)
    case True
    hence b\theta: m_2 a = None using d by blast
    hence b1: (m_1 ++ m_2) a = m_1 a using d by (simp \ add: \ domIff \ map-add-dom-app-simps(3))
    then show ?thesis using b0 y1 unfolding merge-def apply (simp add: b1)
      by (smt (verit, ccfv-SIG) Diff-insert-absorb empty-iff insertE insert-commute
          option.distinct(1) the-equality)
   next
    case False
    hence b2: (m_1 ++ m_2) \ a = m_2 \ a \text{ using } d \text{ by } (simp \ add: map-add-dom-app-simps}(2))
    then show ?thesis using False y1 unfolding merge-def apply (simp add: b2)
      by (smt (verit, ccfv-threshold) Diff-insert-absorb domIff empty-iff insert-iff
         option.distinct(1) the-equality)
   qed
   then show (m_1 ++ m_2) a = (m_1 \uplus_m m_2) a using y1 by presburger
 qed
next
 show m_1 \uplus_m m_2 \subseteq_m m_1 ++ m_2
 proof (simp only: map-le-def; standard)
   assume a2: a \in dom \ (m_1 \uplus_m m_2)
   then obtain y where y1: Some y = (m_1 \uplus_m m_2) a by (metis domD)
```

```
hence Some y = (m_1 ++ m_2) a
   proof (cases a \in dom \ m_1)
    {f case}\ {\it True}
    hence b3: m_2 a = None using d by blast
    have b4: m_1 a = Some y using y1 True d unfolding merge-def apply (simp \ only: b3)
      by (metis (no-types, lifting) Diff-iff insertE option.distinct(1) singletonI the-equality)
    then show ?thesis by (simp add: b3 map-add-def)
   next
    {f case}\ {\it False}
    hence b5: m_1 a = None by blast
    have b6: m_2 \ a = Some \ y \ using \ y1 \ False \ d \ unfolding \ merge-def \ apply \ (simp \ only: b5)
      by (metis Diff-iff insertCI insertE not-None-eq theI)
    then show ?thesis by simp
   then show (m_1 \uplus_m m_2) a = (m_1 ++ m_2) a using y1 by presburger
 qed
qed
```

7.4 State and State Update Reordering by Way of Merging

7.4.1 State and State Sequences

```
fun map-add-seg where
  map-add-seq\ s\ []=s
| map-add-seq \ s \ (m\#ms) = map-add-seq \ (s++m) \ ms
lemma map-add-seq-foldl: map-add-seq s ms = foldl map-add s ms
proof (induction ms arbitrary: s)
  case Nil
  then show ?case by fastforce
next
  case (Cons a ms)
  then show ?case by simp
qed
lemma seq-set-dom:
 \forall \ i \ j. \ i < length \ ms \ \land \ j < length \ ms \ \land \ dom \ (ms!i) \ \cap \ dom \ (ms!j) \neq \{\} \longrightarrow i = j \Longrightarrow
 \forall m_1 \in set \ ms. \forall m_2 \in set \ ms. \ m_1 \neq m_2 \longrightarrow dom \ m_1 \cap dom \ m_2 = \{\}
proof (induction ms)
  case Nil
  then show ?case by auto
next
  case (Cons a ms)
  then show ?case by (metis in-set-conv-nth)
qed
{\bf lemma}\ map\text{-}add\text{-}seq\text{-}Merge\text{:}
 \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
```

```
\implies map\text{-}add\text{-}seq \ s \ ms = s ++ ([+]_m \ set \ ms)
proof (induction ms arbitrary: s)
 {\bf case}\ Nil
 then show ?case by simp
next
 case (Cons a ms)
 have h0: \forall k. \ k < length \ ms \longrightarrow ms! \ k = (a \# ms)! (Suc \ k) by simp
 have h1: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
 proof (clarify)
   fix i j
   assume a1: i < length ms
      and a2: j < length ms
      and a3: dom\ (ms!i) \cap dom\ (ms!j) \neq \{\}
   then show i = j
     by (metis Cons.prems(1) Suc-leI h0 le-imp-less-Suc length-Cons old.nat.inject)
 qed
 have h2: \forall m \in set \ ms. \ a \neq m \longrightarrow dom \ a \cap dom \ m = \{\}
   by (meson\ Cons.prems(1)\ list.set-intros(1)\ list.set-intros(2)\ seq-set-dom)
 have h3: a \neq Map.empty \implies a \notin set\ ms
 proof -
   assume a4: a \neq Map.empty
   hence a5: dom a \neq \{\} by simp
   thus a \notin set \ ms \ using \ h0 \ Cons.prems(1)
     by (metis Diff-Diff-Int Diff-cancel Diff-empty Suc-less-eq in-set-conv-nth length-Cons
        nat.simps(3) nth-Cons-0 zero-less-Suc)
 \mathbf{qed}
 have h3: dom \ a \cap dom \ (\biguplus_m \ set \ ms) = \{\}
   using h2 h3 not-dom-Merge by fastforce
 have h_4: map-add-seq (s ++ a) ms = (s ++ a) ++ [+]_m set ms using Cons.IH card-length h_1 by blast
 have h5: ... = s ++ (a ++ \biguplus_m set ms) by simp
 have h6: ... = s ++ (a \uplus_m \biguplus_m set ms) using map-add-merge[of a \biguplus_m set ms] by (simp \ add: h3)
 have h7: ... = s ++ ([+]_m (set ms \cup \{a\}))
   using h2 h3 map-add-merge not-dom-Merge merge-Merge-union[of set ms a]
   by (smt (verit) DiffD1 DiffD2 DiffI Diff-empty Diff-insert-absorb Int-commute
       Int-empty-right Un-empty-right disjoint-iff-not-equal dom Iff insert-Diff insert-Diff-single
       map-add-dom-app-simps(1) merge-Merge-diff merge-comm mk-disjoint-insert)
 then show ?case by (metis h4 h5 h6 insert-is-Un list.simps(15) map-add-seq.simps(2) sup-commute)
qed
definition map-add-all where map-add-all ms = map-add-seq Map.empty ms
lemma add-all: \forall i \ j. i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
   \implies map\text{-}add\text{-}all \ ms = \biguplus_m \ set \ ms
 using map-add-seq-Merge[of ms Map.empty]
 by (simp add: map-add-all-def)
lemma add-all-empty[simp]: map-add-all [] = Map.empty
 by (simp add: map-add-all-def)
lemma add-all-left: m ++ map-add-all ms = map-add-all (m \# ms)
```

```
proof (induction ms arbitrary: m)
 case Nil
 then show ?case by (simp add: map-add-all-def)
next
 case (Cons a ms)
 then show ?case by (metis\ map-add-all-def\ map-add-assoc\ map-add-seq.simps(2))
qed
fun map-Add-seq where
 map-Add-seq\ S\ []=S
| map-Add-seq S (M\#Ms) = map-Add-seq (S ** M) Ms
lemma map\text{-}Add\text{-}seq\text{-}foldl: map\text{-}Add\text{-}seq\ S\ Ms = foldl\ map\text{-}Add\ S\ Ms
proof (induction Ms arbitrary: S)
 case Nil
 then show ?case by fastforce
next
 case (Cons a ms)
 then show ?case by simp
qed
fun map-seq-in where
 map\text{-}seq\text{-}in \ [] \ [] = True
| map\text{-seq-in } (x\#xs) (X\#XS) = (x \in X \land map\text{-seq-in } xs \ XS)
| map\text{-}seq\text{-}in - - = False
lemma map-seq-in-ex: [m \in set \ ms; \ map-seq-in \ ms \ Ms] \implies \exists \ M \in set \ Ms. \ m \in M
proof (induction Ms arbitrary: ms)
 case Nil
 then show ?case using map-seq-in.elims(2) by force
next
 case (Cons a ms)
 then show ?case by (metis list.set-cases list.set-intros(1) list.set-intros(2) map-seq-in.simps(2))
qed
lemma map-seq-in-length: map-seq-in ms Ms \Longrightarrow length ms = length Ms
proof (induction Ms arbitrary: ms)
 case Nil
 then show ?case using map-seq-in.elims(2) by auto
next
 case (Cons a Ms)
 then show ?case using map-seq-in.elims(2) by force
qed
lemma map-seq-in-index: [map\text{-seq-in } ms \ Ms; \ i < length \ Ms] \implies ms \ ! \ i \in Ms \ ! \ i
proof (induction Ms arbitrary: ms i)
 {\bf case}\ Nil
 then show ?case by simp
next
 case (Cons a Ms)
```

```
have h1: map-seq-in (tl ms) Ms
   by (metis Cons.prems(1) list.exhaust-sel map-seq-in.simps(2) map-seq-in.simps(4))
 show ?case
 proof (cases i = 0)
   case True
   then show ?thesis using Cons.prems(1) map-seq-in.elims(2) by fastforce
 next
   case False
   obtain j where j1: Suc j = i by (metis False old.nat.exhaust)
   hence h2: j < length Ms using Cons.prems(2) by force
   hence h3: (tl\ ms) \ !\ j \in Ms \ !\ j by (simp\ add:\ Cons.IH\ h1)
   then show ?thesis
     by (metis Cons.prems(1) j1 list.exhaust-sel map-seq-in.simps(4) nth-Cons-Suc)
 qed
qed
definition map-seq-of where
 map\text{-}seg\text{-}of\ ms\ Ms \equiv map\text{-}seg\text{-}in\ ms\ Ms \land
   (\forall M \in set \ Ms. \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 = dom \ m_2)
lemma map\text{-}seq\text{-}of\text{-}empty[simp]: map\text{-}seq\text{-}of ms [] \Longrightarrow ms = []
 using map-seq-in.elims(2) map-seq-of-def by blast
lemma map-seq-of-wk: map-seq-of ms Ms \Longrightarrow map-seq-in ms Ms
 using map-seq-of-def by blast
lemma map-seq-of-in:
 \llbracket map\text{-seq-of } ms \ Ms; \rrbracket
    m_1 \in set ms;
    m_2 \in set ms;
    m_1 \neq m_2 \implies \exists M_1 \in set Ms. \exists M_2 \in set Ms. M_1 \neq M_2 \land m_1 \in M_1 \land m_2 \in M_2
proof (induction Ms arbitrary: ms)
 case Nil
   unfolding map-seq-of-def by (metis empty-iff list.collapse map-seq-in.simps(3) set-empty)
next
 case (Cons a Ms)
 hence h0: \forall k. \ k \leq length \ (tl \ ms) \longrightarrow (tl \ ms) \ ! \ k = ms \ ! \ (Suc \ k)
   unfolding map-seq-of-def apply clarify
   by (metis equals 0D hd-Cons-tl list.set(1) nth-Cons-Suc)
 then have h1: \forall i \ j. \ i < length \ (tl \ ms) \land j < length \ (tl \ ms) \land dom \ ((tl \ ms)!i) \cap dom \ ((tl \ ms)!j) \neq \{\} \longrightarrow i
   using Cons. prems unfolding map-seq-of-def apply clarify
   by (metis Nitpick.size-list-simp(2) Suc-inject Suc-leI le-imp-less-Suc length-greater-0-conv
       length-pos-if-in-set nth-tl)
 have h2: \forall M \in set Ms. \ \forall m_1 \in M. \ \forall m_2 \in M. \ dom \ m_1 = dom \ m_2
   using Cons. prems unfolding map-seq-of-def apply clarify by (meson list. set-intros(2))
 have h4: map-seq-in (tl ms) Ms using Cons.prems unfolding map-seq-of-def apply clarify
   by (metis length-greater-0-conv length-pos-if-in-set list.exhaust-sel map-seq-in.simps(2))
```

```
have h5: m_1 \neq m_2 by (simp add: Cons.prems)
 then show ?case
 proof (cases m_1 \in set (tl \ ms))
   case True
   hence h6: m_1 \in set (tl \ ms) by simp
   then show ?thesis
   proof (cases m_2 \in set (tl \ ms))
    {\bf case}\  \, True
    hence h7: m_2 \in set (tl \ ms) by simp
    have \exists M_1 \in set Ms. \ \exists M_2 \in set Ms. \ M_1 \neq M_2 \land m_1 \in M_1 \land m_2 \in M_2
      using Cons.IH\ Cons.prems(4)\ h1\ h2\ h4\ h6\ h7 unfolding map\text{-}seq\text{-}of\text{-}def
      by (smt (verit, best) card-length)
    then show ?thesis by (meson list.set-intros(2))
   next
     case False
     hence h7: m_2 \notin set (tl \ ms) by simp
    hence x1: m_2 \in a
      using Cons.prems(1) Cons.prems(3) list.set-cases
      unfolding map-seq-of-def apply clarify by fastforce
     obtain M where m_1 \in M and M \in set Ms by (meson h4 h6 map-seq-in-ex)
     then show ?thesis
      using Cons.prems(1) Cons.prems(2) Cons.prems(3) h5 x1
      unfolding map-seq-of-def apply clarify
      by (smt (verit) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
   qed
 next
   case False
   hence h6: m_1 \notin set (tl \ ms) by simp
   hence x1: m_1 \in a using Cons.prems(1) Cons.prems(2) unfolding map-seq-of-def apply clarify
     using list.set-cases by fastforce
   then show ?thesis
   proof (cases m_2 \in set (tl \ ms))
    {f case} True
    hence h7: m_2 \in set (tl \ ms) by simp
    then show ?thesis
      using Cons.prems(1) Cons.prems(2) Cons.prems(3) h5 unfolding map-seq-of-def apply clarify
      by (smt (verit, best) dom-eq-empty-conv in-set-conv-nth inf.idem map-seq-in-ex)
   next
    case False
    then show ?thesis
      by (metis Cons.prems(2) Cons.prems(3) h5 h6 list.exhaust-sel set-ConsD tl-Nil)
   qed
 qed
qed
lemma map-Add-seg-as-add-seg:
 map\text{-}Add\text{-}seq\ S\ Ms = \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s \in S\ \land\ map\text{-}seq\text{-}in\ ms\ Ms}\}
proof (induction Ms arbitrary: S)
 case Nil
 then show ?case
```

```
show map-Add-seq S \ [] \subseteq \{map\text{-add-seq } s \ ms \mid s \ ms. \ s \in S \land map\text{-seq-in } ms \ [] \}
   proof
      \mathbf{fix} \ x
      assume x \in map\text{-}Add\text{-}seq S
      then show x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ []\}
        apply simp
        by (metis\ map-add-seq.simps(1)\ map-seq-in.simps(1))
   qed
 next
   show \{map\text{-}add\text{-}seq\ s\ ms\ |\ s\ ms.\ s\in S\land map\text{-}seq\text{-}in\ ms\ []\}\subseteq map\text{-}Add\text{-}seq\ S\ []
   proof
     \mathbf{fix} \ x
      assume x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ []\}
      then show x \in map\text{-}Add\text{-}seq S
        apply simp
        using map-seq-in.elims(1) by force
   qed
 qed
next
 case (Cons A Ms)
 have h1: map-Add-seq (S ** A) Ms = \{map-add-seq s ms \mid s ms. s \in (S ** A) \land map-seq-in ms Ms\}
    using local.Cons by blast
 show ?case
 proof
   show map-Add-seq S (A\#Ms) \subseteq \{map-add\text{-seq }s \text{ }ms \mid s \text{ }ms. \text{ }s \in S \land map\text{-seq-in }ms \text{ }(A\#Ms)\}
   proof
      \mathbf{fix} \ x
      assume a1: x \in map\text{-}Add\text{-}seq\ S\ (A \# Ms)
      hence a2: x \in map\text{-}Add\text{-}seq\ (S ** A)\ Ms\ by\ simp
      obtain s \ a \ ms where p1: s \in S and
                           p2: a \in A and
                           p3: map-seq-in ms Ms and
                           p4: x = map-add-seq (s ++ a) ms
        by (smt (verit, ccfv-SIG) a2 h1 map-Add-def mem-Collect-eq)
      have a3: map-seq-in (a\#ms) (A\#Ms) by (simp\ add:\ p2\ p3)
      then show x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ (A \# Ms)\}
        by (smt (verit) map-add-seq.simps(2) mem-Collect-eq p1 p4)
   qed
 next
   \mathbf{show}\ \{\mathit{map-add-seq}\ s\ \mathit{ms}\ |\ s\ \mathit{ms}.\ s \in S\ \land\ \mathit{map-seq-in}\ \mathit{ms}\ (\mathit{A\#Ms})\} \subseteq \mathit{map-Add-seq}\ S\ (\mathit{A\#Ms})
   proof
      \mathbf{fix} \ x
      assume a4: x \in \{map\text{-}add\text{-}seq \ s \ ms \ | s \ ms. \ s \in S \land map\text{-}seq\text{-}in \ ms \ (A \# Ms)\}
      then obtain s a ms where q1: s \in S and
                                q2: a \in A and
                                q3: map-seq-in ms Ms and
                                q4: x = map-add-seq s (a\#ms)
       by (smt (verit, del-insts) CollectD list.discI list.sel(1) list.sel(3) map-seq-in.elims(2))
      show x \in map\text{-}Add\text{-}seq\ S\ (A \# Ms)
```

```
using h1 map-Add-def q1 q2 q3 q4 by fastforce
   qed
 qed
qed
definition Dom where Dom X \equiv \bigcup x \in X. (dom x)
lemma Dom-single: assumes \exists y. P y shows Dom \{ [a \mapsto y] \mid y. P y \} = \{a\}
proof
 show Dom \{[a \mapsto y] \mid y. P y\} \subseteq \{a\}
   unfolding Dom-def dom-def apply (simp; clarify) using domIff by fastforce
next
 show \{a\} \subseteq Dom \{[a \mapsto y] \mid y. P y\}
   using assms unfolding Dom-def dom-def apply (simp; clarify) by fastforce
definition seq-of-maps where
 seq-of-maps Ms \equiv
   (\forall i \ j. \ i < length \ Ms \land j < length \ Ms \land Dom \ (Ms!i) \cap Dom \ (Ms!j) \neq \{\} \longrightarrow i = j) \land 
   (\forall M \in set \ Ms. \forall m_1 \in M. \forall m_2 \in M. \ dom \ m_1 = dom \ m_2)
lemma seq-of-maps-hd: assumes seq-of-maps (M#Ms) shows seq-of-maps Ms
proof -
 have h0: \forall k. \ k < length Ms \longrightarrow Ms! \ k = (M\#Ms)! (Suc \ k)
 thus ?thesis using assms unfolding seq-of-maps-def apply clarify
   by (metis Suc-inject Suc-leI le-imp-less-Suc length-Cons list.set-intros(2))
qed
lemma maps-seq-of:
 assumes M1: seq-of-maps Ms
     and M2: map-seq-in ms Ms
   shows map-seq-of ms Ms
proof -
 have h1: map-seq-in \ ms \ Ms \ by \ (simp \ add: M2)
 have h2: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
 proof clarify
   fix i j
   assume a1: i < length ms
     and a2: j < length ms
     and a3: dom (ms! i) \cap dom (ms! j) \neq \{\}
   have k1: ms! i \in Ms! i by (metis a1 h1 map-seq-in-index map-seq-in-length)
   have k2: ms! j \in Ms! j by (metis a2 h1 map-seq-in-index map-seq-in-length)
   obtain x where x1: x \in dom \ (ms! \ i) and x2: x \in dom \ (ms! \ j) using a by blast
   have k3: x \in Dom(Ms!i) using k1 \ x1 unfolding Merge-def Dom-def apply clarify by blast
   have k4: x \in Dom(Ms!j) using k2: x2 unfolding Merge-def Dom-def apply clarify by blast
   have k5: Dom (Ms!i) \cap Dom (Ms!j) \neq \{\} using k3 \ k4 by blast
   show i = j using M1 unfolding seq-of-maps-def by (metis a1 a2 h1 k5 map-seq-in-length)
 qed
 have h3: \forall M \in set Ms. \forall m_1 \in M. \forall m_2 \in M. dom m_1 = dom m_2 by (metis M1 seq-of-maps-def)
```

```
have h4: card (set Ms) \leq length Ms by (simp add: card-length)
 show ?thesis using h1 h2 h3 h4 unfolding map-seq-of-def by blast
qed
ms (M \# Ms)
proof
 show M ** \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ Ms\} \subseteq \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ (M\ \#\ Ms)\}
 proof
   assume a1: x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ Ms \}
   then obtain m ms where m1: m \in M and m2: map-seq-in ms Ms and m3: x = m ++ map-add-all ms
     unfolding map-Add-def by blast
   have x = map-add-all \ (m\#ms) by (simp \ add: \ add-all-left \ m3)
   then show x \in \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ (M \# Ms)\} using m1 m2 by fastforce
 qed
next
 \mathbf{show} \ \{\mathit{map-add-all} \ \mathit{ms} \ | \mathit{ms}. \ \mathit{map-seq-in} \ \mathit{ms} \ (\mathit{M} \ \# \ \mathit{Ms})\} \subseteq \mathit{M} \ ** \ \{\mathit{map-add-all} \ \mathit{ms} \ | \mathit{ms}. \ \mathit{map-seq-in} \ \mathit{ms} \ \mathit{Ms}\}
 proof
   \mathbf{fix} \ x
   assume a1: x \in \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}in\ ms\ (M\ \#\ Ms)\}
   then obtain m ms where m1: m \in M and m2: map-seq-in (m \# ms) (M \# Ms) and m3: x = map-add-all
     apply (simp; clarify) by (metis\ map-seq-in.elims(2)\ map-seq-in.simps(2)\ map-seq-in.simps(4))
   have h1: map-seq-in ms Ms using m2 by force
   have h2: x = m ++ map-add-all ms by (simp add: add-all-left m3)
   show x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}in \ ms \ Ms \}
     unfolding map-Add-def using h1 h2 m1 by blast
 qed
qed
lemma map-add-seq-of-shift:
 assumes seq-of-maps (M \# Ms)
 shows M ** \{map\text{-}add\text{-}all\ ms \mid ms.\ map\text{-}seq\text{-}of\ ms\ Ms\} = \{map\text{-}add\text{-}all\ ms \mid ms.\ map\text{-}seq\text{-}of\ ms\ (M\#Ms)\}
 show M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ Ms\} \subset \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ (M \# Ms)\}
 proof
   \mathbf{fix} \ x
   assume a1: x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ Ms \}
   then obtain m ms where m1: m \in M and m2: map-seq-of ms Ms and m3: x = m ++ map-add-all ms
     unfolding map-Add-def by blast
   have h1: x = map-add-all \ (m\#ms) by (simp \ add: \ add-all-left \ m3)
   have h2: map-seq-of (m\#ms) (M \# Ms)
     by (metis assms m1 m2 map-seq-in.simps(2) map-seq-of-def maps-seq-of)
   show x \in \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ (M \# Ms)\} using h1 h2 by blast
 qed
next
 show \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}\subseteq M\ **\ \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ Ms\}
 proof
   \mathbf{fix} \ x
```

```
assume a1: x \in \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ (M\ \#\ Ms)\}
   then obtain m ms where m1: m \in M and m2: map-seq-of (m \# ms) (M \# Ms) and m3: x = map-add-all
(m\#ms)
     apply (simp; clarify) using map-seq-in.elims(2) map-seq-of-def by blast
   have h1: map-seq-of ms Ms using m2
     by (metis assms map-seq-in.simps(2) map-seq-of-def maps-seq-of seq-of-maps-hd)
   have h2: x = m ++ map-add-all ms by (simp add: add-all-left m3)
   show x \in M ** \{map\text{-}add\text{-}all \ ms \ | ms. \ map\text{-}seq\text{-}of \ ms \ Ms \}
     using h1 h2 m1 map-Add-def by fastforce
 qed
qed
lemma map-Add-seq-all: seq-of-maps Ms \Longrightarrow map-Add-seq S Ms = S ** {map-add}-all ms \mid ms. map-seq-of ms
proof (induction Ms arbitrary: S)
 case Nil
 have h1: map-Add-seq S[] = S by simp
 have \{map\text{-}add\text{-}all\ ms\ |\ ms.\ map\text{-}seq\text{-}of\ ms\ []\} = \{Map.empty\}
 proof
   show \{map\text{-}add\text{-}all\ ms\ | ms.\ map\text{-}seq\text{-}of\ ms\ []\}\subseteq \{Map.empty\}
     using map-seq-of-empty by fastforce
   show \{Map.empty\} \subset \{map-add-all\ ms\ | ms.\ map-seq-of\ ms\ []\}
     apply (simp add: map-add-all-def)
     by (metis emptyE empty-set less-nat-zero-code list.size(3) map-add-seq.simps(1)
         map\text{-}seq\text{-}in.simps(1) \ map\text{-}seq\text{-}of\text{-}def)
 qed
 hence S = S ** \{map\text{-}add\text{-}all\ ms \mid ms.\ map\text{-}seq\text{-}of\ ms\ ]\} by (metis map-Add-unit-right)
 then show ?case using h1 by blast
next
 case (Cons a Ms)
 have h1: map-Add-seq (S ** a) Ms = (S ** a) ** {map-add-all ms | ms. map-seq-of ms Ms}
   \mathbf{using}\ \mathit{local.Cons}\ \mathit{seq\text{-}of\text{-}maps\text{-}hd}\ \mathbf{by}\ \mathit{blast}
 have h2: ... = S ** (a ** \{map-add-all\ ms \mid ms.\ map-seq-of\ ms\ Ms\}) by (simp\ add:\ map-Add-assoc)
 have h3: ... = S ** \{map-add-all\ ms \mid ms.\ map-seq-of\ ms\ (a\#Ms)\}
   by (simp add: Cons.prems map-add-seq-of-shift)
 then show ?case by (simp add: h1 h2)
qed
lemma map-Add-seq-Merge:
 assumes seq-of-maps Ms
 shows map\text{-}Add\text{-}seq\ S\ Ms = S ** \{ [+]_m\ set\ ms\ |\ ms.\ map\text{-}seq\text{-}of\ ms\ Ms \}
 show map-Add-seq S Ms \subseteq S ** \{ \biguplus_m \text{ set } ms \mid ms. \text{ map-seq-of } ms Ms \}
 proof
   \mathbf{fix} \ x
   assume a1: x \in map\text{-}Add\text{-}seq\ S\ Ms
   hence h1: x \in S ** \{map-add-all\ ms \mid ms.\ map-seq-of\ ms\ Ms\} using assms map-Add-seq-all by blast
   then obtain s ms where s1: s \in S and s2: map-seq-of ms Ms and s3: x = s ++ map-add-all ms
```

```
unfolding map-Add-def by blast
   have h2: map-add-all \ ms = [+]_m \ set \ ms \ using \ s2 \ add-all [of \ ms] \ unfolding \ map-seq-of-def
     by (meson card-length)
   show x \in S ** \{ \biguplus_m \text{ set } ms \mid ms. \text{ } map\text{-}seq\text{-}of \text{ } ms \text{ } Ms \} \text{ } \text{ } using \text{ } h2 \text{ } map\text{-}Add\text{-}def \text{ } s1 \text{ } s2 \text{ } s3 \text{ } \text{ } by \text{ } fastforce
 qed
next
 show S ** \{ \biguplus_{m} \text{ set } ms \mid ms. \text{ map-seq-of } ms \text{ } Ms \} \subseteq map\text{-}Add\text{-seq } S \text{ } Ms
 proof
   \mathbf{fix} \ x
   assume a1: x \in S ** \{\biguplus_{m} set ms \mid ms. map-seq-of ms Ms\}
   then show x \in map\text{-}Add\text{-}seq\ S\ Ms\ using\ assms\ add\text{-}all\ map\text{-}Add\text{-}seq\text{-}all[of\ Ms\ S]\ unfolding\ map\text{-}seq\text{-}of\text{-}def}
     by (smt (verit) Collect-cong card-length)
 qed
qed
7.4.2
            State Pair Sequences
fun map-add-seq-pair where
 map-add-seq-pair\ (s_1,\ s_2)\ [] = (s_1,\ s_2)
| map-add-seq-pair (s_1, s_2) ((m_1, m_2)\#ms) = map-add-seq-pair (s_1 ++ m_1, s_2 ++ m_2) ms
lemma map-add-seq-zip:
 \llbracket length \ ms = length \ ns; \ xs = zip \ ms \ ns \ \rrbracket \Longrightarrow map-add-seq-pair \ (s_1, \ s_2) \ xs = (map-add-seq \ s_1 \ ms, \ map-add-seq
s_2 ns
proof (induction xs arbitrary: s_1 s_2 ms ns)
 case Nil
 then show ?case by force
next
 case (Cons a xs)
 then obtain a_1 a_2 where p1: a = (a_1, a_2) using old.prod.exhaust by blast
 obtain ms' where p2: ms = a_1 \# ms' by (metis\ Cons.prems(2)\ p1\ prod.inject\ zip-eq-ConsE)
 obtain ns' where p3: ns = a_2 \# ns' by (metis Cons.prems(2) p1 prod.inject zip-eq-ConsE)
 have map-add-seq-pair (s_1, s_2) (a\#x) = map-add-seq-pair (s_1 ++ a_1, s_2 ++ a_2) xs by (simp\ add:\ p1)
 then show ?case using Cons.IH Cons.prems(1) Cons.prems(2) p2 p3 by force
qed
lemma map-add-seq-Merge-pair:
 assumes dM: \forall m_1 \in M. \forall m_2 \in M. dom m_1 \cap dom m_2 = \{\}
     and dN: \forall n_1 \in N. \forall n_2 \in N. dom n_1 \cap dom n_2 = \{\}
     and sM: M = set ms
     and sN: N = set ns
     and cM: card M = length ms
     and cN: card N = length ns
     and cC: card M = card N
   shows map-add-seq-pair (sm, sn) (zip\ ms\ ns) = (sm\ ++\ ([+]_m\ M), sn\ ++\ ([+]_m\ N))
 using assms by (metis map-add-seq-Merqe map-add-seq-zip nth-mem)
lemma map-update-merge:
 assumes d: a \notin dom \ m
 shows [a \mapsto b] ++ m = [a \mapsto b] \uplus_m m
```

by (simp add: d map-add-merge)

7.4.3 Indexed State and State Update Sequences

```
fun map-upd-seg where
 map-upd-seq f s [] = s
| map-upd-seq f s (m\#ms) = map-upd-seq f (s(m\mapsto f m)) ms
lemma map-upd-seq-foldl: map-upd-seq f s ms = foldl (\lambda s \ a. \ s(a \mapsto f \ a)) \ s \ ms
proof (induction ms arbitrary: s)
 case Nil
 then show ?case by fastforce
next
 case (Cons a ms)
 then show ?case by simp
qed
lemma map-upd-seq-add: map-upd-seq f s ms = map-add-seq s (map (\lambda a. [a \mapsto f a]) ms)
proof (induction ms arbitrary: s)
 case Nil
 then show ?case by simp
next
 case (Cons a ms)
 have map-upd-seq f(s(a \mapsto fa)) ms = map-add-seq (s(a \mapsto fa)) (map (\lambda a. [a \mapsto fa]) ms)
   using local.Cons by blast
 then show ?case unfolding map-upd-seq-foldl
   by (smt (verit, best) foldl-Cons list.distinct(1) list.inject list.simps(9)
       map-add-seq.elims singleton-map-upd)
qed
lemma map-upd-Merge:
 assumes c: card (set xs) = length xs
   shows map-upd-seq f s xs = s ++ (\biguplus_m \{ [x \mapsto f x] \mid x. \ x \in set \ xs \})
proof -
 \textbf{have} \ \textit{h0} \colon \textit{map-upd-seq} \ \textit{f} \ \textit{s} \ \textit{xs} = \textit{map-add-seq} \ \textit{s} \ (\textit{map} \ (\lambda \textit{a}. \ [\textit{a} \mapsto \textit{f} \ \textit{a}]) \ \textit{xs})
 proof (induction xs arbitrary: s)
   case Nil
   then show ?case by simp
 next
   case (Cons a xs)
   then show ?case using map-upd-seq-add by blast
 have h4: set (map\ (\lambda a.\ [a \mapsto f\ a])\ xs) = \{\ [x \mapsto f\ x] \mid x.\ x \in set\ xs\ \}
 proof (induction xs)
   case Nil
   then show ?case by force
 next
   case (Cons a xs)
   have x1: set (map\ (\lambda a.\ [a \mapsto f\ a])\ (a\#xs)) \subseteq \{\ [x \mapsto f\ x]\ |\ x.\ x \in set\ (a\#xs)\ \}
   proof
```

```
\mathbf{fix} \ x
     assume a1: x \in set (map (\lambda a. [a \mapsto f a]) (a \# xs))
     show x \in \{[x \mapsto f \ x] \ | x. \ x \in set \ (a \# xs)\} using a1 by auto
   have x2: { [x \mapsto f x] \mid x. \ x \in set (a\#xs) } \subseteq set (map (\lambda a. [a \mapsto f a]) (a\#xs))
   proof
     \mathbf{fix} \ x
     assume a1: x \in \{[x \mapsto f \ x] \mid x. \ x \in set \ (a \# xs)\}
     show x \in set \ (map \ (\lambda a. \ [a \mapsto f \ a]) \ (a \# xs)) using a1 by auto
   show ?case using x1 x2 by blast
 qed
 obtain ms where ms1: ms = map (\lambda a. [a \mapsto f a]) xs by blast
 have h1: \forall i \ j. \ i < length \ ms \land j < length \ ms \land dom \ (ms!i) \cap dom \ (ms!j) \neq \{\} \longrightarrow i = j
   using c apply (simp add: ms1 singleton-unfold; clarify)
   by (smt (verit, best) card-distinct disjoint-iff domIff nth-eq-iff-index-eq nth-map)
 hence h2: map-add-seq s ms = s ++ (\biguplus_m set ms) by (simp add: map-add-seq-Merge)
 hence h3: ... = s + + (\biguplus_m \{ [x \mapsto f x] \mid x. \ x \in set \ xs \}) using h4 \ ms1 by presburger
 show ?thesis using h0 h2 h4 ms1 by auto
qed
```

7.4.4 Indexed Sequences of State Sets

```
fun map-Upd-seq where
 map-Upd-seq\ f\ S\ []=S
| map-Upd-seq f S (m\#ms) = map-Upd-seq f \{ s(m\mapsto x) | s x. s \in S \land x \in f m \} ms
definition maps-of where maps-of f(x) = \{ [x \mapsto y] \mid y \in f(x) \}
lemma map-maps-hd: map (maps-of f) (x\#xs) = \{ [x \mapsto y] \mid y. y \in f \} \#map (maps-of f) xs
 by (simp add: maps-of-def)
lemma Dom\text{-}maps\text{-}of:Dom ([ ] (set (map (maps\text{-}of f) xs))) \subseteq set xs
proof (induction xs)
 case Nil
 then show ?case unfolding Dom-def dom-def maps-of-def by (simp; clarify)
next
 case (Cons a xs)
 then show ?case unfolding Dom-def dom-def maps-of-def apply simp by fastforce
lemma Dom-maps-of-inner: \forall x \in set \ xs. \ f \ x \neq \{\} \Longrightarrow Dom (\bigcup (set (map (maps-of f) \ xs))) = set \ xs
proof (induction xs)
 case Nil
 then show ?case using Dom-def by fastforce
next
 case (Cons a xs)
 have h1: Dom( \bigcup (set (map (maps-of f) xs))) = set xs using Cons.IH Cons.prems by force
 have h2: Dom([] (set (map (maps-of f) (a \# xs)))) =
     Dom (\bigcup (set (\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map (maps-of f) \ xs)))
```

```
by (metis map-maps-hd)
   have h3: ... = Dom (\bigcup (\{\{[a \mapsto y] \mid y.\ y \in f\ a\}\}) \cup set\ (map\ (maps-of\ f)\ xs))) by force
   have h_4: ... = Dom ({ [a \mapsto y] \mid y. \ y \in f \ a } \cup \bigcup (set (map (maps-of f) xs))) by force
   have h5: ... = \{a\} \cup Dom (\bigcup (set (map (maps-of f) xs)))
      unfolding Dom-def dom-def apply simp apply (rule antisym)
      \mathbf{using}\ \mathit{SUP-le-iff}\ \mathbf{apply}\ \mathit{fastforce}
      apply (simp; clarify)
      by (metis Cons.prems ex-in-conv fun-upd-same list.set-intros(1))
   then show ?case using h1 h2 by force
qed
lemma Dom-maps-of-outer: [\![ \forall x \in set \ xs. \ f \ x \neq \{ \} ]\!]; k < length \ xs. \ [\![ \implies Dom \ ((map \ (maps-of \ f) \ xs)!k) \subseteq set \ xs. ]\!]
proof (induction \ xs \ arbitrary: \ k)
   case Nil
   then show ?case by simp
next
   case (Cons a xs)
      then show ?case
      proof (cases k = \theta)
         {\bf case}\ {\it True}
         have h1: Dom (map (maps-of f) (a \# xs) ! k) = Dom (({ [a \mapsto y] | y. y \in f a } \# map (maps-of f) xs) ! k)
            by (metis map-maps-hd)
         have h2: ... = Dom (\{ [a \mapsto y] \mid y. \ y \in f \ a \}) by (simp \ add: True)
         have h3: ... = \{a\} using Cons.prems(1) by (simp\ add:\ Dom-single\ ex-in-conv)
         then show ?thesis using h1 h2 by force
      next
          {f case}\ {\it False}
         have h1: Dom \ (map \ (maps - of \ f) \ (a \# xs) \ ! \ k) = Dom \ ((\{ \ [a \mapsto y] \mid y. \ y \in f \ a \ \} \# map \ (maps - of \ f) \ xs) \ ! \ k)
             by (metis map-maps-hd)
          have h2: ... = Dom ((map (maps-of f) xs) ! (k-1))
            by (simp add: False zero-less-iff-neq-zero)
         then show ?thesis
             using Cons.IH Cons.prems(1) Cons.prems(2) False apply (simp; clarify)
             by (metis Suc-less-eq Suc-pred subsetD)
      qed
qed
lemma Dom-maps-of-diff: [ card (set xs) = length xs; \forall x \in set xs. f x \neq \{\}; i < length xs; j < length xs
   i \neq j \parallel \implies Dom ((map (maps-of f) xs)!i) \cap Dom ((map (maps-of f) xs)!j) = \{\}
proof (induction xs arbitrary: i j)
   case Nil
   then show ?case
      by simp
next
   case (Cons a xs)
   then show ?case
   proof (cases i = 0)
      case True
      hence h1: Dom (map (maps-of f) (a \# xs) ! i) = {a}
          unfolding Dom-def dom-def maps-of-def apply simp apply (rule antisym)
```

```
apply clarify
   apply (metis option.distinct(1) singleton-unfold)
   apply clarify using Cons.prems(2) by auto
 have h2: j > 0 using Cons.prems(5) True by force
 hence h3: Dom \ (map \ (maps-of \ f) \ (a \# xs) \ ! \ j) = Dom \ ((\{ \ [a \mapsto y] \mid y. \ y \in f \ a \ \} \# map \ (maps-of \ f) \ xs) \ ! \ j)
 have h4: ... = Dom (map (maps-of f) xs! (j-1)) using h2 by force
 have h5: ... \subseteq set xs
   using h2
   by (metis Cons.prems(2) Cons.prems(4) Dom-maps-of-outer One-nat-def Suc-less-eq Suc-pred
      length-Cons set-subset-Cons subsetD)
 then show ?thesis
   by (metis Cons.prems(1) Int-insert-left-if0 card-distinct distinct.simps(2) h1 h3 h4
      inf-bot-left subsetD)
next
 case False
 hence h\theta: i > \theta by simp
 then show ?thesis
 proof (cases j = \theta)
   {f case} True
 hence h1: Dom (map (maps-of f) (a \# xs) ! j) = {a}
   unfolding Dom-def dom-def maps-of-def apply simp apply (rule antisym)
   apply clarify
   apply (metis option.distinct(1) singleton-unfold)
   apply clarify using Cons.prems(2) by auto
 have h2: Dom\ (map\ (maps-of\ f)\ (a\ \#\ xs)\ !\ i) = Dom\ ((\{ [a\mapsto y]\ |\ y.\ y\in f\ a\ \}\#map\ (maps-of\ f)\ xs)\ !\ i)
   by (metis map-maps-hd)
 have h_4: ... = Dom (map (maps-of f) xs! (i-1)) using h_1 False by force
 have h5: ... \subseteq set xs
   by (metis Cons.prems(2) Cons.prems(3) Dom-maps-of-outer False One-nat-def Suc-less-eq
      Suc-pred bot-nat-0.not-eq-extremum length-Cons set-subset-Cons subset-iff)
   then show ?thesis
    by (metis Cons.prems(1) Int-insert-right card-distinct distinct.simps(2) h1 h2 h4 inf-bot-right subsetD)
 next
   have h6: Dom (map (maps-of f) (a \# xs) ! i) = Dom (({ [a \mapsto y] | y. y \in f a } \# map (maps-of f) xs) ! i)
    by (simp add: maps-of-def)
   have i6: ... = Dom (map (maps-of f) xs! (i-1)) by (simp add: h0)
   have h7: Dom \ (map \ (maps-of \ f) \ (a \# xs) ! \ j) = Dom \ ((\{ [a \mapsto y] \mid y. \ y \in f \ a \} \# map \ (maps-of \ f) \ xs) ! \ j)
    by (simp add: maps-of-def)
   have i7: ... = Dom (map (maps-of f) xs! (j-1)) by (simp add: False zero-less-iff-neq-zero)
   have x1: i-1 < length xs using Cons.prems(3) h0 by auto
   have x2: j-1 < length xs using Cons.prems(4) False by force
   have x3: i-1 \neq j-1 by (metis Cons.prems(5) False Suc-pred' gr-zeroI h0)
   have x4: Dom (map (maps-of f) xs! (i-1)) \cap Dom (map (maps-of f) xs! (j-1)) = \{\}
    by (metis Cons.IH Cons.prems(1) Cons.prems(2) card-distinct distinct.simps(2) distinct-card
        list.set-intros(2) x1 x2 x3)
   then show ?thesis using h6 h7 i6 i7 by blast
 qed
qed
```

qed

```
lemma map-Upd-seq-comp: map-Upd-seq f (map-Upd-seq f S xs) ys = map-Upd-seq f S (xs @ ys)
proof (induction xs arbitrary: S)
 case Nil
 then show ?case by simp
next
 case (Cons a xs)
 then show ?case by simp
qed
lemma map-Upd-comp-mono: S \subseteq T \Longrightarrow map-Upd-seq f S xs \subseteq map-Upd-seq f T xs
proof (induction xs arbitrary: S T)
 {\bf case}\ Nil
 then show ?case by simp
next
 case (Cons a xs)
 show ?case
 proof
   \mathbf{fix} \ x
   assume x \in map\text{-}Upd\text{-}seq f S (a \# xs)
   hence x \in map\text{-}Upd\text{-}seq\ f\ \{s(a \mapsto x) \mid s\ x.\ s \in S \land x \in f\ a\}\ xs
   hence x \in map\text{-}Upd\text{-}seq\ f\ \{s(a \mapsto x) \mid s\ x.\ s \in T \land x \in f\ a\}\ xs
    using Cons.IH[of \{s(a \mapsto x) \mid s \ x. \ s \in S \land x \in f \ a\} \{s(a \mapsto x) \mid s \ x. \ s \in T \land x \in f \ a\}] Cons.prems by blast
   then show x \in map\text{-}Upd\text{-}seq\ f\ T\ (a\ \#\ xs) using Cons.prems Cons.IH by simp
 qed
qed
lemma map-Upd-seq-comp-in: [x \in (map-Upd-seq f S xs); y \in map-Upd-seq f \{x\} ys] \implies y \in map-Upd-seq f S
(xs @ ys)
proof (induction xs arbitrary: S)
 case Nil
 then show ?case
  by (metis (no-types, opaque-lifting) empty-subset I in-mono insert-subset I map-Upd-comp-mono map-Upd-seq-comp)
next
 case (Cons a xs)
 then show ?case by simp
lemma map-Upd-one: map-Upd-seq f\{a\} [m] = \{a(m \mapsto x) \mid x. \ x \in f \ m\} by force
lemma map-Upd-Add:
 assumes c: card (set xs) = length xs
 shows map-Upd-seq <math>f S xs = map-Add-seq <math>S (map (maps-of f) xs)
proof (induction xs arbitrary: S)
 case Nil
 then show ?case by simp
next
```

```
case (Cons a xs)
   have h1: map-Upd-seq f (S ** { [a \mapsto y] \mid y. \ y \in f \ a }) xs =
             map-Add-seq\ (S ** \{ [a \mapsto y] \mid y.\ y \in fa \})\ (map\ (maps-of\ f)\ xs)\ using\ local.Cons\ by\ blast
   have h2: map-Upd-seq\ f\ S\ (a\ \#\ xs) = map-Upd-seq\ f\ \{\ s(a\mapsto y)\ |s\ y.\ s\in S\ \land\ y\in f\ a\ \}\ xs\ {\bf by}\ simp\ si
   have h3: \{ s(a \mapsto y) \mid s \ y. \ s \in S \land y \in f \ a \} = S ** \{ [a \mapsto y] \mid y. \ y \in f \ a \}
   proof
      show \{s(a \mapsto y) \mid s \ y. \ s \in S \land y \in f \ a\} \subseteq S ** \{[a \mapsto y] \mid y. \ y \in f \ a\}
         apply (simp add: map-Add-def; clarify) by force
      show S ** \{[a \mapsto y] \mid y. \ y \in f \ a\} \subseteq \{s(a \mapsto y) \mid s \ y. \ s \in S \land y \in f \ a\}
         apply (simp add: map-Add-def; clarify) by auto
   qed
   have h4: map-Add-seq (S ** { [a \mapsto y] | y. y \in f a }) (map (maps-of f) xs) =
             map-Add-seq\ S\ (map\ (maps-of\ f)\ (a\ \#\ xs))
      by (simp add: maps-of-def)
   then show ?case using h1 h2 h3 by presburger
lemma [\![ k < length \ xs; \ x \notin set \ xs \ ]\!] \implies x \notin Dom \ (map \ (maps-of \ f) \ xs \ ! \ k)
proof (induction xs arbitrary: k)
   case Nil
   then show ?case
      unfolding Dom-def dom-def by fastforce
next
   case (Cons a xs)
   have k1: k = 0 \Longrightarrow Dom (map (maps-of f) (a \# xs) ! k) \subseteq \{a\}
      apply (simp add: map-maps-hd[of f a xs] maps-of-def Dom-def dom-def; clarify)
      by (metis domI domIff singleton-unfold)
   have k2: k \neq 0 \Longrightarrow Dom \ (map \ (maps-of \ f) \ (a \# xs) ! \ k) \subseteq Dom \ (map \ (maps-of \ f) \ xs ! \ (k-1)) by auto
   show ?case using Cons.IH Cons.prems(1) Cons.prems(2) k1 k2
      apply (simp; clarify)
      using less-Suc-eq-0-disj by auto
qed
lemma seq-of-map-maps:
   \llbracket card \ (set \ xs) = length \ xs; \ \forall \ x \in set \ xs. \ f \ x \neq \{\} \rrbracket \implies seq-of-maps \ (map \ (maps-of \ f) \ xs)
proof (induction xs)
  case Nil
   then show ?case by (simp add: seq-of-maps-def)
next
   case (Cons a xs)
   have h1: seq\text{-}of\text{-}maps \ (map \ (maps\text{-}of \ f) \ xs)
      by (meson Cons.IH Cons.prems(1) Cons.prems(2) card-distinct distinct.simps(2) distinct-card
             list.set-intros(2)
   have h2: \forall i \ j. \ i < length \ (map \ (maps-of \ f) \ (a \# xs)) \land j < length \ (map \ (maps-of \ f) \ (a \# xs)) \land
         Dom\ ((map\ (maps-of\ f)\ (a\ \#\ xs))!i)\cap Dom\ ((map\ (maps-of\ f)\ (a\ \#\ xs))!j)\neq \{\}\longrightarrow i=j
      using Dom-maps-of-diff by (metis Cons.prems(1) Cons.prems(2) length-map)
   have h3: \forall M \in set \ (map \ (maps-of \ f) \ (a \# xs)) . \forall m_1 \in M . \forall m_2 \in M. \ dom \ m_1 = dom \ m_2
      using h1 unfolding maps-of-def seq-of-maps-def apply clarify by fastforce
   then show ?case by (metis h2 seq-of-maps-def)
```

qed

7.4.5 Merging of Indexed Sequences of State Sets

```
lemma map-Upd-Merge:
 assumes c: card (set xs) = length xs
 assumes f: \forall x \in set xs. f x \neq \{\}
 \mathbf{shows}\ \mathit{map-Upd-seq}\ f\ \mathit{S}\ \mathit{xs} = \mathit{S}\ **\ \{\biguplus_{m}\ \mathit{set}\ \mathit{ms}\ |\mathit{ms}.\ \mathit{map-seq-in}\ \mathit{ms}\ (\mathit{map}\ (\mathit{maps-of}\ f)\ \mathit{xs})\}
 show map-Upd-seq f S xs \subseteq S ** \{\biguplus_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs)\}
 proof
   \mathbf{fix} \ x
   assume a1: x \in map\text{-}Upd\text{-}seq\ f\ S\ xs
   hence h1: x \in map\text{-}Add\text{-}seq\ S\ (map\ (maps\text{-}of\ f)\ xs) using c\ map\text{-}Upd\text{-}Add by blast
   have h2: seq-of-maps (map (maps-of f) xs) using c f seq-of-map-maps by blast
   hence h2: x \in S ** \{ \{+\}_m \text{ set } ms \mid ms. \text{ map-seq-of } ms \text{ (map (maps-of f) } xs) \}
     using h1 map-Add-seq-Merge by blast
   show x \in S ** \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs) \}
     using c f h2 map-seq-of-wk[of - map (maps-of f) xs]
       maps-seq-of[of\ map\ (maps-of\ f)\ xs]\ seq-of-map-maps[of\ xs\ f]
     by (smt (verit, best) Collect-cong)
 qed
next
 show S ** \{ \{ + \}_m \text{ set ms } | ms. \text{ map-seq-in ms } (map (maps-of f) \text{ xs}) \} \subseteq map-Upd-seq f S \text{ xs}
   using c f map-Upd-Add[of xs f S] map-seq-of-wk[of - map (maps-of f) xs]
     maps-seq-of[of\ map\ (maps-of\ f)\ xs]\ seq-of-map-maps[of\ xs\ f]
    map-Add-seq-Merge[of map (maps-of f) xs S] apply clarify
   by (smt (z3) CollectD CollectI map-Add-def)
qed
lemma map-seq-in-dom: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs); \ m \in set \ ms] \implies dom \ m \subseteq set \ xs
proof (induction xs arbitrary: ms)
 case Nil
 then show ?case using map-seq-in-length by fastforce
next
 case (Cons a xs)
 obtain z zs where z1: ms = z\#zs by (meson\ Cons.prems(2)\ list.set-cases)
 hence h1: m \in set zs \Longrightarrow dom \ m \subseteq set xs using Cons.prems Cons.IH apply simp by blast
 have h2: map (maps-of f) (a \# xs) = \{[a \mapsto y] | y. y \in f a\} \# map (maps-of f) xs
   by (metis\ map-maps-hd)
 have dom z \subseteq \{a\} using Cons.prems(1) apply (simp add: h2 z1 maps-of-def)
   using dom-eq-singleton-conv by force
 then show ?case using Cons.prems(2) h1 z1 by auto
lemma map-seq-merge-el: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs); \ c \in set \ xs; \ card \ (set \ xs) = length \ xs] \Longrightarrow ([+]_m
set ms) \$ c \in f c
proof (induction xs arbitrary: ms)
 case Nil
 then show ?case using map-seq-in-length by fastforce
```

```
next
 {f case} \ ({\it Cons} \ a \ as)
 obtain z zs where z1: ms = z\#zs
   by (metis\ list.discI\ list.simps(9)\ local.Cons(2)\ map-seq-in.elims(2))
 hence z2: map-seq-in zs (map (maps-of f) as) using Cons.prems(1) by fastforce
 have h2: map \ (maps-of \ f) \ (a \# xs) = \{[a \mapsto y] \ | y. \ y \in f \ a\} \# map \ (maps-of \ f) \ xs
   by (metis map-maps-hd)
 have z3: z \  a \in f a
   using Cons.prems apply (simp add: z1)
   unfolding maps-of-def apply clarify
   by simp
 have h3: z \in \{[a \mapsto y] \mid y. y \in f \ a\} using Cons.prems(1) h2 z1 by force
 have z4: card (set as) = length as
   by (meson Cons.prems(3) card-distinct distinct.simps(2) distinct-card)
 have z5: c \in set \ as \Longrightarrow [+]_m \ set \ zs \ \ \ c \in f \ c \ using \ Cons.IH \ z2 \ z4 \ by \ blast
 have z\theta: \forall x \in set zs. dom z \cap dom x = \{\}
   using h3 z2 apply simp
   by (metis Cons.prems(3) Int-emptyI card-distinct distinct.simps(2) dom-empty dom-fun-upd
       map\text{-}seq\text{-}in\text{-}dom\ option.distinct(1)\ singletonD\ subsetD)
 have z7: dom (\biguplus_m set zs) \cap dom z = \{\}
   by (metis inf.idem inf-bot-right inf-commute not-dom-Merge z6)
 hence z8: (\biguplus_m set zs \uplus_m z) \$ c \in f c
 proof (cases c \in set \ as)
   case True
   then show ?thesis using h3 z5 z6 z7
     by (smt (verit) CollectD Cons.prems(3) card-distinct distinct.simps(2) domIff
        map-add-dom-app-simps(3) map-add-merge map-get-def singleton-unfold)
 next
   case False
   then show ?thesis using h3 z3 z6 z7
     by (smt (verit, best) Cons.prems(2) domI fun-upd-same inf.commute map-add-comm map-add-merge
        map-some-val mem-Collect-eq set-ConsD map-le-def map-merge-left-sub)
 qed
 then show ?case
   by (smt (verit, best) Diff-insert-absorb dom-eq-empty-conv inf.idem list.set-intros(1)
       list.simps(15) merge-Merge-diff merge-unit remdups.simps(2) set-remdups z1 z6)
qed
lemma map-seq-fun-dep:
 assumes card (set xs) = length xs
     and c \in set xs
     and m \in \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs) \}
   shows m \ \$ \ c \in f \ c
 using assms map-seq-merge-el by fastforce
lemma map-seq-merge-subset: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs)] \implies dom \ (|+|_m \ set \ ms) \subseteq set \ xs
proof (induction xs arbitrary: ms)
 case Nil
 then show ?case using map-seq-in-length by fastforce
next
```

```
case (Cons a xs)
 then show ?case by (smt (verit) UN-least dual-order.trans map-Merge-dom-sub map-seq-in-dom)
qed
lemma map-seq-dom-sub:
 assumes m \in \{ [+]_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs) \}
   shows dom \ m \subseteq set \ xs
 using assms map-seq-merge-subset by blast
lemma map-seq-merge-eq: [map-seq-in \ ms \ (map \ (maps-of \ f) \ xs); \ card \ (set \ xs) = length \ xs] \implies dom \ ([+]_m \ set
ms) = set xs
proof
 show [map-seq-in\ ms\ (map\ (maps-of\ f)\ xs);\ card\ (set\ xs) = length\ xs\ ] \implies dom\ (\biguplus_m\ set\ ms) \subseteq set\ xs
   by (simp add: map-seq-merge-subset)
 show [map-seq-in\ ms\ (map\ (maps-of\ f)\ xs);\ card\ (set\ xs) = length\ xs] \implies set\ xs \subseteq dom\ ([+]_m\ set\ ms)
 proof (induction xs arbitrary: ms)
   case Nil
   then show ?case by simp
 next
   case (Cons a as)
   obtain z zs where z1: ms = z\#zs
     by (meson Cons.prems list.discI list.map-disc-iff map-seq-in.elims(2))
   have z2: map (maps-of f) (a # as) = {[a \mapsto y] |y. y \in f a}#map (maps-of f) as
     by (metis map-maps-hd)
   have z3: map-seq-in zs (map (maps-of f) as) using Cons.prems z1 by auto
   then have z_4: set as \subseteq dom (\biguplus_m \ set \ zs) using Cons.IH
     by (meson\ Cons.prems(2)\ card-distinct\ distinct.simps(2)\ distinct-card)
   have z5: z \in \{[a \mapsto y] \mid y. y \in f \ a\} using Cons.prems z1 \ z2 by force
   then have z\theta: a \in dom z by fastforce
   have z7: \forall x \in set \ zs. \ dom \ z \cap dom \ x = \{\} \ using \ Cons.prems(2) \ z3 \ z5 \ apply \ simp
     by (metis Cons.prems(2) IntD2 card-distinct distinct.simps(2) dom-eq-singleton-conv
        empty-subsetI insert-disjoint(2) le-iff-inf map-seq-in-dom)
   have a1: a \notin set as by (meson\ Cons.prems(2)\ card-distinct\ distinct.simps(2))
   have a2: a \notin dom (|+|_m set zs) using a map-seq-merge-subset z3 by blast
   have a3: \{+\}_m set ms = \{+\}_m (set zs \cup \{z\}) by (simp add: z1)
   have a4: ... = [+]_m set zs \uplus_m z using merge-Merge-union z7 by blast
   show ?case using a3 a4 z3 z4 z6 z7
     by (smt (verit, ccfv-threshold) inf-commute insert-Diff insert-disjoint(2) insert-subset
        list.simps(15) map-le-implies-dom-le map-merge-left-sub map-merge-right-sub
        map-seq-merge-subset not-dom-Merge subset-antisym)
 qed
qed
lemma map-seq-dom-dep:
 assumes card (set xs) = length xs
     and m \in \{ \{+\} \}_m \text{ set } ms \mid ms. \text{ map-seq-in } ms \text{ (map (maps-of f) } xs) \}
   shows dom \ m = set \ xs
 using assms map-seq-merge-eq by fastforce
```

 \mathbf{end}

Part IV

Examples

Chapter 8

Model Examples

This chapter includes examples of how the HAMR model-driven development tool chain translates AADL instance model information into the types defined in Model.thy. Along with the model information, lemmas for model well-formedness are generated, and these are automatically proved by Isabelle. This information is derived directly from and is traceable to the representation of AADL model information in HAMR-generated code.

8.1 Temperature Control Example

8.1.1 AADL Model Overview




Figure 8.1: Temperature Control Example – AADL Graphical View

Figure 8.1 presents the AADL graphical view for a simple temperature control system that maintains a temperature according to a set point containing high and low bounds for the target temperature. The periodic tempSensor thread measures the temperature and transmits the reading on its currentTemp data port. It sends a notification on its tempChanged event port if it detects that the temperature has changed since the last reading. When the sporadic (event-driven) tempControl thread receives a tempChanged event, it reads the value on its currentTemp data port and compares it with the most recent set point. If the current temperature exceeds the high set point or drops below the low set point, the fan is turned on or off respectively. In turn, the fan acknowledges these commands.

```
thread TempControl
  features
-- ==== INPUTS ====
    currentTemp: in data port TempSensor::Temperature.i;
  tempChanged: in event port;
  fanAck: in event data port CoolingFan::FanAck;
  setPoint: in event data port SetPoint.i;
  -- ==== OUTPUTS ====
  fanCmd: out event data port CoolingFan::FanCmd;
properties
  Dispatch_Protocol => Sporadic;
  Period => 1 sec;
end TempControl
```

Figure 8.2: Temperature Control Thread – AADL Textual View

AADL's textual view for the component type definition of the TempControl thread is shown in Figure 8.2. Because TempControl is event-triggered, it will be dispatched by arrival of events on any of the tempChanged, fanAck, setPoint ports. Most interesting for us is the dispatching on the arrival of the tempChanged event. In this case, the thread application logic will read the currentTemp data port, compare the value to the most recent setPoint values, and compute an appropriate state for the fan, sending an on/off command over the fanCmd port if necessary.

Isabelle Model Representation

```
theory TempControlModel imports Model begin
```

The following are *PortDescr* definitions for the ports of the TempSensor component.

PortDescr for the currentTemp port. The names and ids for ports and components are generated from what HAMR uses for code generation.

```
 \begin{array}{l} \textbf{definition} \ \ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp \ \textbf{where} \\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp = \\ mkPortDescr \\ "TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp" — Fully-qualified port name. \\ (PortId 0) — Port identifier for this port. \\ (CompId 0) — Component identifier for the parent component for this port. \\ Out — Port direction. \\ Out — Port direction. \\ Data — Port kind. \\ 1 — Maximum number of values in port buffer. \\ 0 — Urgency (priority). \\ DropOldest \\ \end{array}
```

Add this definition to the list of definitions that will be automatically unfolded by the Isabelle simplifier. This is primarily used to automatically prove model well-formedness using the "simp" tactic.

 $\mathbf{declare}\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp-def\ [simp\ add]$

PortDescr for the tempChanged port.

```
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Sensor-temp Changed\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp Sensor\text{-}temp Changed =
   mkPortDescr
    "TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged" — Fully-qualified port name.
    (PortId 1) — Port identifier for this port.
    (CompId \ \theta) — Component identifier for the parent component for this port.
    Out — Port direction.
    Event — Port kind.
    1 — Maximum number of values in port buffer.
    \theta — Urgency (priority).
    DropOldest
{\bf declare}\ Temp Control Software System-s-Instance-tcproc-temp Sensor-temp Changed-def\ [simp\ add]
Now, we have the CompDescr definition for the TempSensor component.
{\bf definition}\ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor}\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-tempSensor =
    mkCompDescr
    ^{\prime\prime}TempControlSoftwareSystem-s-Instance-tcproc-tempSensor^{\prime\prime} — Fully-qualified component name.
    (CompId 0) — Component identifier for this component.
    \{(PortId\ 0), (PortId\ 1)\} — Set of identifiers of ports that belong to this component.
    DispatchProtocol.Periodic — Dispatch protocol.
    {} — Identifiers of ports that are dispatch triggers.
    {} — Identifiers of component local variables.
declare TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-def [simp add]
Explanations for other ports and components are similar.
{\bf definition}\ \ \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-fanCmd}\ \ {\bf where}
 TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanCmd =
   mkPortDescr
    ^{\prime\prime}Temp\ ControlSoftware System-s-Instance-tcproc-fan-fan Cmd^{\prime\prime}
    (PortId 2)
    (CompId 1)
    In
    Event
    1
    0
    DropOldest
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-fan-fan Ack\ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanAck =
   mkPortDescr
    ^{\prime\prime}Temp\ ControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan\text{-}fanAck}^{\,\prime\prime}
    (PortId 3)
    (CompId 1)
```

```
Out
    Event
    1
    0
    DropOldest
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck-def [simp add]
{\bf definition}\  \, \textit{Temp ControlSoftware System-s-Instance-tcproc-fan}\  \, {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}fan =
    mkCompDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-fan''}
    (CompId 1)
    \{(PortId\ 2), (PortId\ 3)\}
    Dispatch Protocol. Sporadic\\
    \{(PortId\ 2)\}
    {}
declare TempControlSoftwareSystem-s-Instance-tcproc-fan-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-current Temp\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp Control\text{-}current Temp = 0
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control-current Temp''}
    (PortId 4)
    (CompId 2)
    In
    Data
    1
    0
    DropOldest
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-fan Ack\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck =
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempControl\text{-}fanAck^{\prime\prime}
    (PortId 5)
    (CompId 2)
    In
    Event
```

0

DropOldest

```
DropOldest
\mathbf{declare}\ Temp Control Software System-s-Instance-tcproc-temp Control-fan Ack-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-set Point\ {\bf where}
  Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp Control\text{-}set Point =
   mkPortDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control-set Point''}
    (PortId 6)
    (CompId 2)
    In
    Event
    0
    DropOldest
\mathbf{declare}\ Temp Control Software System-s-Instance-tcproc-temp Control-set Point-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-temp Changed\ {\bf where}
 Temp Control Software System\text{-}s\text{-}Instance\text{-}tcproc\text{-}temp Control\text{-}temp Changed =
   mkPortDescr
    ^{\prime\prime}Temp\ ControlSoftwareSystem-s-Instance-tcproc-temp\ Control-temp\ Changed\ ^{\prime\prime}
    (PortId 8)
    (CompId 2)
    In
    Event
    1
    0
    DropOldest
\mathbf{declare}\ Temp Control Software System-s-Instance-terp control-temp Changed-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd\ \ {\bf where}
  Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd =
   mkPortDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd}\,{\it ''}
    (PortId 7)
    (CompId 2)
    Out
    Event
    1
```

 ${\bf declare} \ \ Temp Control Software System-s-Instance-tcproc-temp Control-fan Cmd-def \ [simp \ add]$

```
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-temp Control\ {\bf where}
  TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}tempControl = }
    mkCompDescr
    {\it ''Temp Control Software System-s-Instance-tcproc-temp Control''}
    (CompId 2)
    \{(PortId\ 4), (PortId\ 5), (PortId\ 6), (PortId\ 8), (PortId\ 7)\}
    Dispatch Protocol. Sporadic\\
    \{(PortId\ 5), (PortId\ 6), (PortId\ 8)\}
    {}
declare TempControlSoftwareSystem-s-Instance-tcproc-tempControl-def [simp add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-current Temp\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp =
   mkPortDescr\\
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}currentTemp}^{\prime\prime}
    (PortId 9)
    (CompId 3)
    In
    Data
    1
    0
    DropOldest
{\bf declare}\ Temp Control Software System-s-Instance-tcproc-operator Interface-current Temp-def\ [simp\ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-temp Changed\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged =
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}tempChanged}^{\prime\prime}
    (PortId 11)
    (CompId 3)
    Event
    1
    0
    DropOldest
```

declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged-def [simp add]

```
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface-set Point\ {\bf where}
  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint =
   mkPortDescr
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface\text{-}setPoint}^{\prime\prime}
    (PortId 10)
    (CompId 3)
    Out
    Event
    1
    0
    DropOldest
{\bf declare} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-set Point-def \ [simp \ add]
{\bf definition}\ \ Temp Control Software System-s-Instance-tcproc-operator Interface\ {\bf where}
 TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface =
    mkCompDescr\\
    ^{\prime\prime}TempControlSoftwareSystem\text{-}s\text{-}Instance\text{-}tcproc\text{-}operatorInterface}^{\prime\prime}
    (CompId 3)
    \{(PortId\ 9), (PortId\ 11), (PortId\ 10)\}
    Dispatch Protocol. Periodic
    {}
declare TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-def [simp add]
The definition below specifies the connections of the system.
definition \ sysConns
 where sysConns = map-of
   ((PortId 0), {(PortId 4),(PortId 9)}), — TempSensor currentTemp is connected to currentTemp ports for
TempControl and OperatorInterface.
   ((PortId 1), {(PortId 8),(PortId 11)}), — TempSensor tempChanged is connected to tempChanged ports for
TempControl and OperatorInterface.
   ((PortId\ 3),\ \{(PortId\ 5)\}), — TempControl fanCmd is connected to fanCmd port of Fan component.
   ((PortId 7), {(PortId 2)}), — Fan ack is connected to ack port of TempControl component.
    ((PortId 10), {(PortId 6)}) — OperatorInterface setPoint is connected to setPoint port of TempControl
component.
declare sysConns-def [simp add]
The definition below maps each port identifier to a port descriptor.
{\bf definition}\ sysPortDescrs
 where sysPortDescrs = map-of
   ((PortId\ 0),\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-currentTemp),
   ((PortId\ 1),\ TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-tempChanged),
   ((PortId 2), TempControlSoftwareSystem-s-Instance-tcproc-fan-fanCmd),
```

```
((PortId 3), TempControlSoftwareSystem-s-Instance-tcproc-fan-fanAck),
     ((PortId\ 4),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl-currentTemp),
     ((PortId\ 5),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanAck),
     ((PortId 6), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-setPoint),
     ((PortId\ 8),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl-tempChanged),
     ((PortId 7), TempControlSoftwareSystem-s-Instance-tcproc-tempControl-fanCmd),
     ((PortId\ 9),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-currentTemp),
     ((PortId\ 11),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tempChanged),
     ((PortId\ 10),\ TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-setPoint)
declare sysPortDescrs-def [simp add]
The definition below maps each component identifier to a component descriptor.
definition sysCompDescrs
  where sysCompDescrs = map-of
     ((CompId 0), TempControlSoftwareSystem-s-Instance-tcproc-tempSensor),
     ((CompId 1), TempControlSoftwareSystem-s-Instance-tcproc-fan),
     ((CompId\ 2),\ TempControlSoftwareSystem-s-Instance-tcproc-tempControl),
     ((CompId 3), TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface)
declare sysCompDescrs-def [simp add]
The definition below is the top-level model structure for the system.
definition \ sysModel
  \mathbf{where}\ sysModel = mkModel\ sysCompDescrs\ sysPortDescrs\ sysConns
declare sysModel-def [simp add]
The following definitions establish various model well-formedness properties.
\mathbf{lemma}\ sysModel\text{-}wf\text{-}Model\text{-}PortDescr:\ wf\text{-}Model\text{-}PortDescr\ sysModel
  by (simp add: wf-Model-PortDescr-def wf-PortDescr-def)
\mathbf{lemma}\ sysModel\text{-}wf\text{-}Model\text{-}PortDescrsIds:\ wf\text{-}Model\text{-}PortDescrsIds\ sysModel
  by (simp add: wf-Model-PortDescrsIds-def)
lemma sysModel-wf-Model-CompDescrsIds: wf-Model-CompDescrsIds sysModel
  by (simp add: wf-Model-CompDescrsIds-def)
{\bf lemma}\ sys Model-wf-Model-PortDescrsCompId:\ wf-Model-PortDescrsCompId\ sys Model}
  by (simp add: wf-Model-PortDescrsCompId-def)
{\bf lemma}\ sys Model-wf-Model-CompDescrsContainedPortIds:\ wf-Model-CompDescrsContainedPortIds\ sys Model-CompDescrsContainedPortIds\ sys Model-
  by (simp add: wf-Model-CompDescrsContainedPortIds-def)
{f lemma}\ sysModel-wf-Model-ConnsPortIds:\ wf-Model-ConnsPortIds\ sysModel
  by (simp add: wf-Model-ConnsPortIds-def)
\mathbf{lemma} \ sys Model-wf-Model-Disjoint Port Ids: \ wf-Model-Disjoint Port Ids \ sys Model
  by (simp add: wf-Model-DisjointPortIds-def)
```

lemma sysModel-wf-Model-ConnsPortCategories: wf-Model-ConnsPortCategories sysModel **by** (simp add: wf-Model-ConnsPortCategories-def)

 $\label{lemma:sysModel-wf-Model-ConnsNoDataPortFanIn: wf-Model-ConnsNoDataPortFanIn: wf-Mode$

 $\label{lemma:sysModel-wf-Model-CompDescrsDispatchTriggers: wf-Model-CompDescrsDispatchTriggers: wf-Model-CompDescrsDispatchTriggers: wf-Model-CompDescrsDispatchTriggers-def)} \\$

 $\label{lemma:sysModel-wf-Model-SporadicComp:wf-Wodel-SporadicComp:wf-Wodel-SporadicCom$

lemma sysModel-wf-Model-PeriodicComp: wf-Model-PeriodicComp sysModel **by** (simp add: wf-Model-PeriodicComp-def)

end

Chapter 9

Initial State Examples

This chapter includes examples of how the HAMR model-driven development tool chain generates runtime state information into the Isabelle AADL-HSM state representation. This information is derived directly from and is traceable to the representation of AADL model information and state information in HAMR-generated code.

9.1 Temperature Control Example

TempControl Initial Thread States

 ${\bf theory} \ Temp Control Initial Thread States \\ {\bf imports} \ Model \ Var State \ Port State \ Thread State \\ {\bf begin}$

In the current HAMR implementation, all ports have queues of size 1, and the overflow policy of all port queues is DropEarliest. Therefore, HAMR AADL-HSM generation defines a empty queue with these attributes. The initial state of each thread has port states set to this empty queue.

```
definition empty-queue:: int Queue where [simp add]: empty-queue = mk-empty-queue 1 DropOldest
```

The following definitions are generated by HAMR to represent the initial state of the TempSensor thread.

Local thread variable state: The TempSensor thread has no variables, so the VarState is an empty map.

Temp Control Software System-s-Instance-terproc-temp Sensor-tvar-initial = Map.empty

Infrastructure Input Port State: The TempSensor thread has no input ports, the infrastructure input port state *infi* is an empty map.

 $\begin{tabular}{ll} \bf definition & Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial :: int PortState & \bf where & [simp add]: \\ \end{tabular}$

Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial = Map.empty

Application Input Port State: The TempSensor thread has no input ports, the application input port state appi is an empty map.

 $\textbf{definition} \ \ Temp Control Software System-s-Instance-tcproc-temp Sensor-appi-initial :: int \ Port State \ \textbf{where} \ [simp \ add]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appi-initial = Map.empty

Application Output Port State: The TempSensor thread has two output ports currentTemp and tempChanged, so the *PortIds* for those ports are mapped to empty queues.

 $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial} :: int \ \textit{PortState} \ \textbf{where} \ [simp \ add]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-appo-initial = map-of [((PortId 0), empty-queue),((PortId 1), empty-queue)]

Infrastructure Output Port State: The TempSensor thread has two output ports currentTemp and tempChanged, so the *PortIds* for those ports are mapped to empty queues.

 $\textbf{definition} \ \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial} \ :: \ int \ \ \textit{PortState} \ \ \textbf{where} \ \ [\textit{simpadd}]:$

TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-info-initial = map-of [((PortId 0), empty-queue), ((PortId 1), empty-queue)]

The DispatchStatus for the thread is set to NotEnabled.

 $\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempSensor-disp-initial} :: \textit{DispatchStatus} \ \textbf{where} \ [\textit{simp add}] :$

Temp Control Software System-s-Instance-tcproc-temp Sensor-disp-initial = NotEnabled

The values above are combined into a record to form the initial thread state for TempSensor thread.

```
 \begin{array}{l} \textbf{definition} \  \, Temp Control Software System-s-Instance-tcproc-temp Sensor-initial :: int\ Thread State\ \textbf{where}\ [simp\ add]: \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-initial = \\ (tstate \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-infi-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-appi-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-info-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-info-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-tvar-initial \\ Temp Control Software System-s-Instance-tcproc-temp Sensor-disp-initial \\ \end{array}
```

State definitions for the remaining components are similar.

 $\begin{array}{ll} \textbf{definition} \ \ Temp Control Software System-s-Instance-tcproc-fan-tvar-initial :: int \ \ VarState \ \ \textbf{where} \ [simp \ add]: \\ Temp Control Software System-s-Instance-tcproc-fan-tvar-initial = Map.empty \end{array}$

 $\begin{array}{lll} \textbf{definition} & \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-infi-initial} :: int\ PortState\ \textbf{where}\ [simp\ add] : \\ & \textit{Temp ControlSoftware System-s-Instance-tcproc-fan-infi-initial} = map-of\ [((PortId\ 2),\ empty-queue)] \end{array}$

 $\begin{array}{l} \textbf{definition} \ \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial} :: int \ \textit{PortState} \ \textbf{where} \ [\textit{simp} \ \textit{add}] : \\ \textit{TempControlSoftwareSystem-s-Instance-tcproc-fan-appi-initial} = \textit{map-of} \ [((\textit{PortId} \ 2), \ \textit{empty-queue})] \end{array}$

definition TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial :: int PortState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-appo-initial = map-of [((PortId 3), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial :: int PortState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-info-initial = map-of [((PortId 3), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-teproc-fan-disp-initial :: DispatchStatus **where** [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initial = NotEnabled **definition** TempControlSoftwareSystem-s-Instance-tcproc-fan-initial :: int ThreadState where [simp add]: TempControlSoftwareSystem-s-Instance-tcproc-fan-initial = (tstate Temp Control Software System-s-Instance-tcproc-fan-infi-initialTemp Control Software System-s-Instance-tcproc-fan-appi-initialTemp Control Software System-s-Instance-tcproc-fan-appo-initialTemp Control Software System-s-Instance-tcproc-fan-info-initialTempControlSoftwareSystem-s-Instance-tcproc-fan-tvar-initialTempControlSoftwareSystem-s-Instance-tcproc-fan-disp-initialTempControlSoftwareSystem-s-Instance-tcproc-tempControl-tvar-initial = Map.empty $\textbf{definition} \ \ Temp Control Software System-s-Instance-temp Control-infi-initial :: int \ Port State \ \textbf{where} \ [simp \]$ add: Temp Control Software System-s-Instance-terp control-infi-initial = map-of [((PortId 4), empty-queue), ((PortId 5), empty-queue5), empty-queue),((PortId 6), empty-queue),((PortId 8), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial :: int PortState where [simp add: TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appi-initial = map-of[((PortId 4), empty-queue),((PortId 4), emp5), empty-queue),((PortId 6), empty-queue),((PortId 8), empty-queue)] **definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial :: int PortState where [simp TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial = map-of [((PortId 7), empty-queue)]**definition** TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial :: int PortState where [simp add: TempControlSoftwareSystem-s-Instance-tcproc-tempControl-info-initial = map-of [((PortId 7), empty-queue)]

Temp Control Software System-s-Instance-tcproc-temp Control-disp-initial = NotEnabled

 $\textbf{definition} \ \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-tempControl-initial} \ :: \ int \ \ \textit{ThreadState} \ \ \textbf{where} \ \ [\textit{simpadd}]:$

 $\mathbf{definition}\ \mathit{TempControlSoftwareSystem-s-Instance-tcproc-tempControl-disp-initial} :: \mathit{DispatchStatus}\ \mathbf{where}\ [\mathit{simp}\]$

Temp Control Software System-s-Instance-tcproc-temp Control-initial =

add:

```
( tstate
                  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-infi-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-appi-initial
                  TempControlSoftwareSystem-s-Instance-tcproc-tempControl-appo-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-info-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-tvar-initial
                  Temp Control Software System-s-Instance-tcproc-temp Control-disp-initial
definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-tvar-initial :: int VarState where
[simp \ add]:
    Temp Control Software System-s-Instance-tcproc-operator Interface-tvar-initial = Map. empty
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-infi-initial :: int \ Port State \ {\bf where}
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial = map-of [((PortId 9), empty-queue), ((PortId 9), em
11), empty-queue)]
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-appi-initial :: int \ Port State \ {\bf where}
[simp \ add]:
   Temp Control Software System-s-Instance-tcproc-operator Interface-appi-initial = map-of [((PortId 9), empty-queue), ((PortId 9)
11), empty-queue)]
definition TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial :: int PortState where
[simp \ add]:
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appo-initial = map-of [((PortId 10), empty-queue)]
{\bf definition} \ \ Temp Control Software System-s-Instance-tcproc-operator Interface-info-initial :: int \ Port State \ {\bf where}
[simp \ add]:
   TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-info-initial = map-of [((PortId\ 10),\ empty-queue)]
{\bf definition}\ Temp Control Software System-s-Instance-tcproc-operator Interface-disp-initial:: Dispatch Status\ {\bf where}
[simp \ add]:
    TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-disp-initial = NotEnabled
\textbf{definition} \ \textit{TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-initial} :: int\ \textit{ThreadState} \ \textbf{where} \ [\textit{simp}]
add:
     Temp Control Software System-s-Instance-tcproc-operator Interface-initial =
          (tstate
                  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-infi-initial
                  TempControlSoftwareSystem-s-Instance-tcproc-operatorInterface-appi-initial
```

 $Temp Control Software System-s-Instance-tcproc-operator Interface-appo-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-info-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-tvar-initial \\ Temp Control Software System-s-Instance-tcproc-operator Interface-disp-initial \\ Temp Control System$

end

Bibliography

- [1] P. H. Feiler and D. P. Gluch. Model-Based Engineering with AADL: An Introduction to the SAE Architecture Analysis & Design Language. Addison-Wesley, 2013.
- [2] J. Hatcliff, J. Hugues, D. Stewart, and L. Wrage. Formalization of the AADL run-time services. In Leveraging Applications of Formal Methods, Verification and Validation 11th International Symposium on Leveraging Applications of Formal Methods, ISoLA 2022, Rhodes, Greece, 2022.