VLSI LABORATORY EXPERIMENT


[By Sanuj Kulshrestha, 2017UEC2053, Group 2, ECE 1, Semester 6]


AIM


Simulate following 3 input Psedo NMOS gates

- a. NAND Gate
- b. NOR Gate

Circuit:







Observation

- 1. Output goes LOW only when
 - a. A = 1
 - b. B = 1
 - c. C = 1

Otherwise it remains HIGH.

- 2. $V_{OH} = 4.998V$
- 3. $V_{OL} = 0.419V$

