mem: Simulation Result

PHASE	TEST	STATUS
Phase 2	**mem**	**PASS**


Activities
Terminal
Oct 9 13:00
sanvi@sanvi-VirtualBox: ~/Desktop/vsdsquadron-soc/caravel_mgmt_soc_litex/verilog/dv/tests-standalone/mem

```
+5000 cycles
+5000 cycles
+5000 cycles
Monitor: Test MEM (RTL) [byte rw] passed
Mem Test (byte w word r) started
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
+5000 cycles
Monitor: Test MEM (RTL) [byte w word r] passed
mem_tb.v:193: $finish called at 9159312500 (1ps)
mv mem.vcd RTL-mem.vcd
/home/vsduser/riscv64-unknown-elf-gcc-8.3.0-2019.08.0-x86_64-linux-ubuntu14/bin/riscv64-unknown-elf-objdump -d -S mem.elf > mem.lst
rm mem.elf mem.vvp
sanvi@sanvi-VirtualBox:~/Desktop/vsdsquadron-soc/caravel_mgmt_soc_litex/verilog/dv/tests-standalone/mem$
```

Figure 4. Terminal output of make clean; make in tests-standalone/mem

What this shows

- The test writes to memory and reads the data back in two ways: byte write / byte read, and byte write / word read.
- Both sub-tests shown print `passed`, followed by `Test MEM (RTL) [byte w word r] passed`.
- The simulation ended at 9,159,312,500 ps (about 9.16 ms) from `mem_tb.v` line 193.

Conclusion. Data read back from memory matched the data written, so mem passes.