timer: Original Run Fails with a Timeout

PHASE	TEST	STATUS
Phase 2	timer	FAIL (timeout)




Figure 6. Terminal output of make clean; make in tests-standalone/timer (unmodified testbench)

What this shows

- The testbench printed `Monitor: Timeout, Test GPIO (RTL) Failed`. The wording says GPIO, but this is the timer test.
- It stopped at 1,249,987,500 ps (about 1.25 ms) from `timer_tb.v` line 63.
- That is the testbench limit: 50 x 1000 clock cycles = 50,000 cycles, at 25 ns per cycle.

Conclusion. The test did not finish within the testbench time limit. The next two images show why.