debug: CPU Stuck After the Start Marker

PHASE	TEST	STATUS
Phase 2	**debug**	**WAVEFORM**




Figure 13. RTL-debug.vcd with the time limit raised to 6 ms

What this shows

- `checkbits` shows `A000` (start marker) but never `AB00` (end marker, which makes the testbench print pass).
- `flash_clk` and `flash_csb` are active at the start, then quiet: the CPU stopped fetching its program.
- `debug_in` is held high by the testbench for the whole run.

> **Conclusion.** Four times more time did not help, so the CPU is stuck, not slow. Suspect: the held-high debug_in input.