spi_master: Waveform in GTKWave

PHASE	TEST	STATUS
Phase 1	**spi_master**	**WAVEFORM**




Figure 2. RTL-spi_master.vcd opened with signals from spi_master_tb

What this shows

- Power signals (`VDD1V8`, `power1`) are high and `RSTB` is released, so the chip is powered and out of reset.
- `clock` runs for the whole run (about 5 ms). It looks like a solid bar because the view is zoomed out.
- `flash_clk`, `flash_csb` and `flash_io0/io1` show the CPU fetching its firmware from the simulated flash.
- `spi_clk` pulses appear after start-up: this is the SPI block under test being exercised.

Conclusion. The block was exercised after a clean power-up and reset, which is consistent with the PASS result.