# IBM

# Synergistic Processor Unit Instruction Set Architecture

Version 1.0



© Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation 2005

All Rights Reserved
Printed in the United States of America August 2005

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM PowerPC

IBM Logo PowerPC Architecture

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at **ibm.com** 

The IBM semiconductor solutions home page can be found at **ibm.com**/chips

Version 1.0 August 1, 2005



## **Contents**

List of Figures	9
List of Tables	11
Preface	13
1. Introduction	21
1.1 Rationale for SPU Architecture	21
2. SPU Architectural Overview	23
2.1 Data Representation	23
2.1.1 Byte Ordering	23
2.2 Data Layout in Registers	26
2.3 Instruction Formats	26
3. Memory - Load/Store Instructions	28
3.1 Local Store	28
Load Quadword (d-form)	29
Load Quadword (x-form)	30
Load Quadword (a-form)	
Load Quadword Instruction Relative (a-form)	
Store Quadword (d-form)	
Store Quadword (x-form)	
Store Quadword (a-form)	
Store Quadword Instruction Relative (a-form)	
Generate Controls for Byte Insertion (d-form)	
Generate Controls for Halfword Insertion (d-form)	
Generate Controls for Halfword Insertion (x-form)	
Generate Controls for Word Insertion (d-form)	
Generate Controls for Word Insertion (x-form)	
Generate Controls for Doubleword Insertion (d-form)	
Generate Controls for Doubleword Insertion (x-form)	
4. Constant-Formation Instructions	45
Immediate Load Halfword	_
Immediate Load Halfword Upper	
Immediate Load Word	
Immediate Load Address	_
Immediate Or Halfword Lower	
Form Select Mask for Bytes Immediate	
5. Integer and Logical Instructions	52
Add Halfword	
Add Halfword Immediate	



Add Word	
Add Word Immediate	
Subtract From Halfword	
Subtract From Halfword Immediate	
Subtract From Word	
Subtract From Word Immediate	
Add Extended	
Carry Generate	
Carry Generate Extended	
Subtract From Extended	
Borrow Generate	
Borrow Generate Extended	
Multiply	
Multiply Unsigned	
Multiply Immediate	
Multiply Unsigned Immediate	
Multiply and Add	71
Multiply High	
Multiply and Shift Right	73
Multiply High High	
Multiply High High and Add	75
Multiply High High Unsigned	
Multiply High High Unsigned and Add	
Count Leading Zeros	78
Count Ones in Bytes	79
Form Select Mask for Bytes	
Form Select Mask for Halfwords	
Form Select Mask for Words	82
Gather Bits from Bytes	83
Gather Bits from Halfwords	84
Gather Bits from Words	85
Average Bytes	86
Absolute Differences of Bytes	87
Sum Bytes into Halfwords	88
Extend Sign Byte to Halfword	89
Extend Sign Halfword to Word	90
Extend Sign Word to Doubleword	91
And	
And with Complement	93
And Byte Immediate	
And Halfword Immediate	95
And Word Immediate	96
Or	
Or with Complement	
Or Byte Immediate	
Or Halfword Immediate	
Or Word Immediate	
Or Across	
Exclusive Or	
Exclusive Or Byte Immediate	



	Exclusive Or Halfword Immediate	105
	Exclusive Or Word Immediate	106
	Nand	107
	Nor	108
	Equivalent	109
	Select Bits	110
	Shuffle Bytes	111
6. Sł	nift and Rotate Instructions	
	Shift Left Halfword	113
	Shift Left Halfword Immediate	114
	Shift Left Word	115
	Shift Left Word Immediate	116
	Shift Left Quadword by Bits	117
	Shift Left Quadword by Bits Immediate	118
	Shift Left Quadword by Bytes	119
	Shift Left Quadword by Bytes Immediate	120
	Shift Left Quadword by Bytes from Bit Shift Count	
	Rotate Halfword	
	Rotate Halfword Immediate	123
	Rotate Word	
	Rotate Word Immediate	
	Rotate Quadword by Bytes	
	Rotate Quadword by Bytes Immediate	
	Rotate Quadword by Bytes from Bit Shift Count	
	Rotate Quadword by Bits	
	Rotate Quadword by Bits Immediate	
	Rotate and Mask Halfword	
	Rotate and Mask Halfword Immediate	
	Rotate and Mask Word	
	Rotate and Mask Word Immediate	
	Rotate and Mask Quadword by Bytes	
	Rotate and Mask Quadword by Bytes Immediate	
	Rotate and Mask Quadword Bytes from Bit Shift Count	
	Rotate and Mask Quadword by Bits	
	Rotate and Mask Quadword by Bits Immediate	
	Rotate and Mask Algebraic Halfword	
	Rotate and Mask Algebraic Halfword Immediate	
	Rotate and Mask Algebraic Word	
	Rotate and Mask Algebraic Word Immediate	
	Hotate and Mask Algebraic Word Infinediate	140
7. Cd	ompare, Branch, and Halt Instructions	. 144
	Halt If Equal	
	Halt If Equal Immediate	
	Halt If Greater Than	
	Halt If Greater Than Immediate	
	Halt If Logically Greater Than	
	Halt If Logically Greater Than Immediate	
	Compare Equal Byte	
	Compare Equal Byte Immediate	
	Compare Equal Dyte infiniodiate	102



	Compare Equal Halfword	153
	Compare Equal Halfword Immediate	154
	Compare Equal Word	155
	Compare Equal Word Immediate	156
	Compare Greater Than Byte	157
	Compare Greater Than Byte Immediate	158
	Compare Greater Than Halfword	
	Compare Greater Than Halfword Immediate	
	Compare Greater Than Word	
	Compare Greater Than Word Immediate	
	Compare Logical Greater Than Byte	
	Compare Logical Greater Than Byte Immediate	
	Compare Logical Greater Than Halfword	
	Compare Logical Greater Than Halfword Immediate	
	Compare Logical Greater Than Word	
	Compare Logical Greater Than Word Immediate	
	Branch Abashda	
	Branch Absolute	
	Branch Relative and Set Link	
	Branch Absolute and Set LinkBranch Indirect	
	Interrupt Return	
	Branch Indirect and Set Link if External Data	
	Branch Indirect and Set Link	
	Branch If Not Zero Word	
	Branch If Zero Word	
	Branch If Not Zero Halfword	
	Branch If Zero Halfword	
	Branch Indirect If Zero	
	Branch Indirect If Not Zero	
	Branch Indirect If Zero Halfword	
	Branch Indirect If Not Zero Halfword	184
8. Hir	nt-for-Branch Instructions	185
	Hint for Branch (r-form)	186
	Hint for Branch (a-form)	187
	Hint for Branch Relative	188
9. Flo	pating-Point Instructions	189
	1 Single Precision (Extended-Range Mode)	
	2 Double Precision	
0.2	9.2.1 Conversions Between Single and Double-Precision Format	
	9.2.2 Exception Conditions	
9.9	3 Floating-Point Status and Control Register (FPSCR)	
0.0	Floating Add	
	Double Floating Add	
	Floating Subtract	
	Double Floating Subtract	
	Floating Multiply	
	Double Floating Multiply	





Flooting Multiply and Add	001
Floating Multiply and Add	
Double Floating Multiply and Add	
Floating Negative Multiply and Subtract	
Double Floating Negative Multiply and Subtract  Floating Multiply and Subtract	
Double Floating Multiply and Subtract	
Double Floating Multiply and Subtract  Double Floating Negative Multiply and Add	
Floating Reciprocal Estimate	
Floating Reciprocal Absolute Square Root Estimate	
Floating Interpolate	
Convert Signed Integer to Floating	
Convert Floating to Signed Integer	
Convert Unsigned Integer to Floating	
Convert Floating to Unsigned Integer	
Floating Round Double to Single	
Floating Extend Single to Double	
Floating Compare Equal	219
Floating Compare Magnitude Equal	220
Floating Compare Greater Than	221
Floating Compare Magnitude Greater Than	222
Floating-Point Status and Control Register Write	223
Floating-Point Status and Control Register Read	224
10. Control Instructions	225
Stop and Signal	
Stop and Signal with Dependencies	
No Operation (Load)	
No Operation (Execute)	
Synchronize	
Synchronize Data	
Move from Special-Purpose Register	
Move to Special-Purpose Register	
44. Obernal Instructions	004
11. Channel Instructions  Read Channel	
Read Channel Count	
Write Channel	
write Orialine	207
12. SPU Interrupt Facility	238
12.1 SPU Interrupt Handler	238
12.2 SPU Interrupt Facility Channels	239
12 Synahyanization and Ordering	040
<ol> <li>Synchronization and Ordering</li> <li>Speculation, Reordering, and Caching SPU Local Store Access</li> </ol>	
, , , , , , , , , , , , , , , , , , , ,	
13.2 Internal Execution State	
13.3 Synchronization Primitives	
13.4 Caching SPU Local Store Access	
13.5 Self-Modifying Code	
13.6 External Local Store Access	243



13.7 Speculation and Reordering of Channel Reads and Channel Writes	244
13.8 Channel Interface with External Device	
13.9 Execution State Set by an SPU Program through the Channel Interface	244
13.10 Execution State Set by an External Device	245
Appendix A. Programming Examples	247
A.1 Conversion from Single Precision to Double Precision	247
A.2 Conversion from Double Precision to Single Precision	248
Appendix B. Instruction Table Sorted by Instruction Mnemonic	249
Appendix C. Details of the Compute-Mask Instructions	255
Revision Log	257







# **List of Figures**

Figure i.	Format of an Instruction Description	15
Figure 2-1.	Bit and Byte Numbering of Halfwords	24
Figure 2-2.	Bit and Byte Numbering of Words	24
Figure 2-3.	Bit and Byte Numbering of Doublewords	24
Figure 2-4.	Bit and Byte Numbering of Quadwords	25
Figure 2-5.	Register Layout of Data Types	26
Figure 2-6.	RR Instruction Format	26
Figure 2-7.	RRR Instruction Format	26
Figure 2-8.	RI7 Instruction Format	26
Figure 2-9.	RI10 Instruction Format	27
Figure 2-10.	RI16 Instruction Format	27
Figure 2-11.	RI18 Instruction Format	27
Figure 13-1.	Systems with Multiple Accesses to Local Store	240





## **List of Tables**

Table i.	Temporary Names Used in the RTL and Their Widths	18
Table ii.	Instruction Fields	19
Table iii.	Instruction Operation Notations	20
Table 1-1.	Key Features of the SPU ISA Architecture and Implementation	21
Table 2-1.	Bit and Byte Numbering Figures	24
Table 3-1.	Example LSLR Values and Corresponding Local Store Sizes	28
Table 5-1.	Binary Values in Register RC and Byte Results	111
Table 9-1.	Single-Precision (Extended-Range Mode) Minimum and Maximum Values	189
Table 9-2.	Instructions and Exception Settings	190
Table 9-3.	Double-Precision (IEEE Mode) Minimum and Maximum Values	190
Table 9-4.	Single-Precision (IEEE Mode) Minimum and Maximum Values	191
Table 9-5.	Instructions and Exception Settings	193
Table 12-1.	Feature Bits [D] and [E] Settings and Results	238
Table 13-1.	Local Store Accesses	240
Table 13-2.	Synchronization Instructions	242
Table 13-3.	Synchronizing Multiple Accesses to Local Store	242
Table 13-4.	Synchronizing through Local Store	243
Table 13-5.	Synchronizing through Channel Interface	244
Table B-1.	Instructions Sorted by Mnemonic	249
Table C-1.	Byte Insertion: Rightmost 4 Bits of the Effective Address and Created Mask	255
Table C-2.	Halfword Insertion: Rightmost 4 Bits of the Effective Address and Created Mask	255
Table C-3.	Word Insertion: Rightmost 4 Bits of the Effective Address and Created Mask	256
Table C-4	Doubleword Insertion: Rightmost 4 Rits of Effective Address and Created Mask	256





### **Preface**

The purpose of this document is to provide a description of the Synergistic Processor Unit (SPU) Instruction Set Architecture (ISA) as it relates to the Cell Broadband Engine Architecture (CBEA).

#### **Who Should Read This Document**

This document is intended for designers who plan to develop products using the SPU ISA. Readers of this document should be familiar with the documents listed in *Related Publications* on page 14.

### **Document Organization**

Document Section	Description
Front Matter	Title Page Document classification, version number, release date, and copyright and disclaimer information.  Front Matter Contents List of Figures List of Tables Preface Describes this document, lists related publications, outlines conventions and notations, explains how to use the instruction descriptions, and provides other general information.
Section 1 Introduction on page 21	Provides a high-level description of the SPU architecture and its purpose.
Section 2 SPU Architectural Overview on page 23	Provides an overview of the SPU architecture.
Section 3 Memory - Load/Store Instructions on page 28	Lists and describes the SPU load/store instructions.
Section 4 Constant-Formation Instructions on page 45	Lists and describes the SPU constant-formation instructions.
Section 5 Integer and Logical Instructions on page 52	Lists and describes the SPU integer and logical instructions.
Section 6 Shift and Rotate Instructions on page 112	Lists and describes the SPU shift and rotate instructions.
Section 7 Compare, Branch, and Halt Instructions on page 144	Lists and describes the SPU compare, branch, and halt instructions.
Section 8 Hint-for-Branch Instructions on page 185	Lists and describes the SPU hint-for-branch instruction.
Section 9 Floating-Point Instructions on page 189	Lists and describes the SPU floating-point instructions.
Section 10 Control Instructions on page 225	Lists and describes the SPU control instructions.
Section 11 Channel Instructions on page 234	Describes the instructions used to communicate between the SPU and external devices through the channel interfaces.
Section 12 SPU Interrupt Facility on page 238	Describes the SPU interrupt facility.
Section 13 Synchronization and Ordering on page 240	Describes the SPU sequentially ordered programming model.
Appendix A Programming Examples on page 247	Contains several SPU programming examples.
Appendix B Instruction Table Sorted by Instruction Mne- monic on page 249	Lists the SPU instructions sorted by their mnemonics.
Appendix C Details of the Compute-Mask Instructions on page 255	Provides the details of the masks that are generated by the compute-mask instructions.
Revision Log on page 257	Lists revisions made to this document.



### **Related Publications**

The following is a list of reference materials for the SPU ISA.


Title	Version	Date
Cell Broadband Engine Architecture	1.0	August 2005
PowerPC® User Instruction Set Architecture, Book I	2.02	January 26, 2005
PowerPC Virtual Environment Architecture, Book II	2.02	January 26, 2005
PowerPC Operating Environment Architecture, Book III	2.02	January 26, 2005



### **How to Use the Instruction Descriptions**

Figure i illustrates how to use the instruction descriptions provided in this document.

Figure i. Format of an Instruction Description




#### **Conventions and Notations Used in This Manual**

#### **Byte Ordering**

Throughout this document, standard IBM big-endian notation is used, meaning that bytes are numbered in ascending order from left to right. Big-endian and little-endian byte ordering are described in the *Cell Broadband Engine Architecture*.

#### **Bit Ordering**

Bits are numbered in ascending order from left to right with bit 0 representing the most-significant bit (MSb) and bit 31 the least-significant bit (LSb).



#### **Bit Encoding**

The notation for bit encoding is as follows:

- Hexadecimal values are preceded by an "x" and enclosed in single quotation marks. For example: x'0A00'.
- Binary values in sentences appear in single quotation marks. For example: '1010'.

### Instructions, Mnemonics, and Operands

Instruction mnemonics are written in **bold** type. For example, **sync** for the synchronize instruction.

As shown in *Figure i* on page 15, the description of each instruction in this document includes the mnemonic and a formatted list of operands. In addition, it provides a sample assembler language statement showing the format supported by the assembler.



#### Notations, Encoding, and Referencing

#### Referencing Registers or Channels, Fields, and Bit Ranges

Registers and channels are referenced by their full name or by their mnemonic, which is also called the short name. Fields are referenced by their field name or by their bit position.

Usually, the register mnemonic is followed by the field name or bit position enclosed in brackets. For example: MSR[R]. An equal sign followed by a value indicates the value to which the field is set. For example: MSR[R] = 0. When referencing a range of bit numbers, the starting and ending bit numbers are enclosed in brackets and separated by a colon. For example: [0:34].

Type of Reference	Format	Example
Reference to a specific register and a specific field using the register short name and the field name	Register_Short_Name[Field_Name]	MSR[R]
Reference to a field using the field name	[Field_Name]	[R]
Reference to a specific register and to multiple fields using the register short name and the field names	Register_Short_Name[Field_Name1, Field_Name2]	MSR[FE0, FE1]
Reference to a specific register and to multiple fields using the register short name and the bit positions.	Register_Short_Name[Bit_Number, Bit_Number]	MSR[52, 55]
Reference to a specific register and to a	Register_Short_Name[Bit_Number]	MSR[52]
field using the register short name and the bit position or the bit range.	Register_Short_Name[Starting_Bit_Number:Ending_Bit_Number]	MSR[39:44]
A field name followed by an equal sign (=) and a value indicates the value for that field.	Register_Short_Name[Field_Name]=n <sup>1</sup>	MSR[FE0]=1 MSR[FE]=x'1'
ulat lielu.	Register_Short_Name[Bit_Number]=n <sup>1</sup>	MSR[52]=0 MSR[52]=x'0'
	Register_Short_Name[Starting_Bit_Number:Ending_Bit_Number]=n <sup>1</sup>	MSR[39:43]='10010' MSR[39:43]=x'11'

<sup>1.</sup> Where n is the binary or hex value for the field or bits specified in the brackets.



#### Register Transfer Language (RTL) Instruction Definitions

This document generally follows the terminology and notation in the PowerPC Architecture™. The following terms and notations are used in this document.

- · Quadwords are 128 bits.
- · Doublewords are 64 bits.
- · Words are 32 bits.
- · Halfwords are 16 bits.
- · Bytes are 8 bits.
- · Numbers are generally shown in decimal format.
- The binary point for fixed-point format data is at the right end of the field or value.
  - Operations are performed with the binary points aligned, even if the fields are of different widths.
- RTL descriptions are provided for most instructions and are intended to clarify the verbal description, which is the primary definition. The following conventions apply to the RTL:
  - LocStor(x,y) refers to the y bytes starting at local storage location x.
  - RepLeftBit(x,y) returns the value x with its leftmost bit replicated enough times to produce a total length of y.
  - The program counter (PC) contains the address of the instruction being executed when used as an operand, or the address of the next instruction when used as a target.
  - Temporary names used in the RTL descriptions have the widths shown in *Table i*.

Table i. Temporary Names Used in the RTL and Their Widths

Temporary Name	Width
b, byte, byte1, byte2, c	8 bits
r, s	16 bits
bbbb, EA, QA, t, t0, t1, t2, t3, u, v	32 bits
Q, R, Memdata	128 bits
Rconcat	256 bits
i, j, k, m	Meta (for description only)

 Preface
 Version 1.0

 Page 18 of 257
 August 1, 2005



### Instruction Fields

The instructions in this document can contain one or more of the fields described in Table ii.

#### Table ii. Instruction Fields

Field	Description
1, //, ///	Reserved field in an instruction.  Reserved fields are presently unused and should contain zeros, even where this is not checked by the architecture, to allow for future use without causing incompatibility
17	7-bit immediate
18	8-bit immediate
I10	10-bit immediate
I16	16-bit immediate
OP or OPCD	Opcode
RA[18-24]	Field used to specify a general-purpose register (GPR) to be used as a source or as a target.
RB[11-17]	Field used to specify a GPR to be used as a source or as a target.
RC[4-10]	Field used to specify a GPR to be used as a source or as a target.
RT[25-31]	Field used to specify a GPR to be used as a target.



### Instruction Operation Notations

The instructions in this document use the notations described in *Table iii*. This table is ordered with respect to the order of precedence, where the first operator in the table binds most tightly.

Table iii. Instruction Operation Notations

Notation	Description	See Not
X <sub>p</sub>	Means bit <i>p</i> of register or value field <i>X</i>	
X <sub>p:q</sub>	Means bits $p$ through q inclusive of register or value $X$	
Xp	Means byte $p$ of register or value $X$	
X <sub>b:d</sub>	Means bytes $p$ through $q$ inclusive of register or value $X$	
X <sub>p::q</sub>	Means bits $p$ and the bits that follow for a total of $q$ bits	
X <sub>b::d</sub>	Means bytes $p$ and the bytes that follow for a total of $q$ bytes	
<sub>p</sub> 0 and <sub>p</sub> 1	Mean a string of p 0 bits and of p 1 bits.	1
_	unary NOT operator	2
*,  *	Signed multiplication, Unsigned multiplication	3
+	Twos complement addition	2
-	Twos complement subtraction, unary minus	2
=, ≠	Equals Not Equals relations	
<, ≤, >, ≥	Signed comparison relations	
< <i>u</i> , >u	Unsigned comparison relations	
&	AND	2
I	OR	2
$\oplus$	Exclusive-Or (a & ¬b   ¬a & b)	2
←	Assignment	
LSA	Local Store Address	
LSLR	Local Store Limit Register	
LocStor(LSA,width)	Contents of width bytes of the local store at address LSA	
if then else	Conditional execution. Indenting shows range. Else is optional.	
for, do	Do loop. Indenting shows range. <i>To</i> or <i>by</i> clauses specify incrementing an iteration variable, and a <i>while</i> clause provides termination conditions.	
/, //, ///	Reserved field in an instruction.  Reserved fields are presently unused and should contain zeros, even where this is not checked by the architecture, to allow for future use without causing incompatibility	

- 1. This is different from the PowerPC notation, which uses a leading superscript rather than a subscript.
- 2. The result of this operator is a bit vector of the same width as the input operands.
- 3. The result of this operator is a bit vector of the width of the sum of the operand widths.



#### 1. Introduction

The purpose of the Synergistic Processor Unit (SPU) Instruction Set Architecture (ISA) document is to describe a processor architecture that can fill a void between general-purpose processors and special-purpose hardware. Whereas the objective of general-purpose processor architectures is to achieve the best average performance on a broad set of applications, and the objective of special-purpose hardware is to achieve the best performance on a single application, the purpose of the architecture described in this document is to achieve leadership performance on critical workloads for game, media, and broadband systems. The purpose of the SPU ISA and the Cell Broadband Engine Architecture (CBEA) is to provide information that allows a high degree of control by expert (real-time) programmers while still maintaining ease of programming.

#### 1.1 Rationale for SPU Architecture

Key workloads for the SPU are:

- The graphics pipeline, which includes surface subdivision and rendering
- Stream processing, which includes encoding, decoding, encryption, and decryption
- · Modeling, which includes game physics

The implementations of the SPU ISA achieve better performance to cost ratios than general-purpose processors because the SPU ISA implementations require approximately half the power and approximately half the chip area for equivalent performance. This is made possible by the key features of the architecture and implementation listed in *Table 1-1*.

Table 1-1. Key Features of the SPU ISA Architecture and Implementation (Page 1 of 2)

Feature	Description
128-bit SIMD execution unit organization	Many of the applications mentioned above allow for single-instruction multiple-data (SIMD) concurrency. In an SIMD architecture, the cost (area, power) of fetching and decoding instructions is amortized over the multiple data elements processed. A 128-bit (most commonly 4-way 32-bit) SIMD was chosen for commonality with SIMD processing units in other general-purpose processor architectures and hence the existing code base to support it.
Software-managed memory	Whereas most processors reduce latency to memory by employing caches, the SPU in the broadband architecture implements a small local memory rather than a cache. This approach requires approximately half the area per byte, and significantly less power per access, as compared to a cache hierarchy. In addition, it provides a high degree of control for real-time programming. Because the latency and instruction overhead associated with DMA transfers exceeds that of the latency of servicing a cache miss, this approach achieves an advantage only if the DMA transfer size is sufficiently large and is sufficiently predictable (that is, DMA can be issued before data is needed).
Load/store architecture to support efficient SRAM design.	The SPU ISA microarchitecture is organized to enable efficient implementations that use single-ported (local store) memory.
Large unified register file	The 128-entry register file in the SPU architecture allows for deeply pipelined high-frequency implementations without requiring register renaming to avoid register starvation. This is especially important when latencies are covered by software loop unrolling or other interleaving techniques. Rename hardware typically consumes a significant fraction of the area and power in modern high-frequency general-purpose processors.
ISA support to eliminate branches	The SPU ISA defines compare instructions to set masks that can be used in three operand select instructions to create efficient conditional assignments. Such conditional assignments can be used to avoid difficult-to-predict branches.

Version 1.0 August 1, 2005



### Table 1-1. Key Features of the SPU ISA Architecture and Implementation (Page 2 of 2)

Feature	Description
ISA support to avoid branch penalties on predictable branches	The SPU "hint for branch" instructions allow programs to avoid a penalty on taken branches when the branch can be predicted sufficiently early. This mechanism achieves an advantage over common branch prediction schemes in that it does not require storing history associated with previous branches and thus saves area and power. The ISA solves the problem associated with hint bits in the branch instructions themselves, where considerable look-ahead (branch scan) in the instruction stream is necessary to process branches early enough that their targets are available when needed.
Graphics-oriented single-precision (extended-range) floating-point support	Much of the code base for game applications assumes a single-precision floating-point format that is distinct from the IEEE 754 format commonly implemented on general-purpose processors. For details on the single-precision format, see Section 9 Floating-Point Instructions on page 189.
Channel architecture	Blocking channels for communication with the Synergistic Memory Flow Controller (MFC) or other parts of the system external to the SPU, provide an efficient mechanism to wait for the completion of external events without polling or interrupts/wait loops, both of which burn power needlessly.
User-only architecture	The SPU does not include certain features common in general-purpose processors. Specifically, the processor does not support a supervisor mode.



#### 2. SPU Architectural Overview

This section provides an overview of the SPU architecture.

The SPU architecture defines a set of 128 general-purpose registers (GPRs), each of which contains 128 data bits. Registers are used to hold fixed-point and floating-point data. Instructions operate on the full width of the register, treating it as multiple operands of the same format.

The SPU supports halfword (16-bit) and word (32-bit) integers in signed format, and provides limited support for 8-bit unsigned integers. The number representation is twos complement.

The SPU supports single-precision (32-bit) and double-precision (64-bit) floating-point data in IEEE 754 format. However, full single-precision IEEE 754 arithmetic is not implemented.

The architecture does not use a condition register. Instead, comparison operations set results that are either 0 (false) or -1 (true), and that are the same width as the operands compared. These results can be used for bitwise masking, the select instruction, or conditional branches.

The SPU loads and stores access a private memory called local store. The SPU loads and stores transfer quadwords between GPRs and local store. Implementations can feature varying local store sizes; however, the local store address space is limited to 4 GB.

The SPU can send and receive data to external devices through the channel interface. SPU channel instructions transfer quadwords between GPRs and the channel interface. Up to 128 channels are supported. Two channels are defined to access Save-and-Restore Register 0 (SRR0), which holds the address used by the Interrupt Return instruction (**iret**). The SPU also supports up to 128 special-purpose registers (SPRs). The Move To Special Purpose Register (**mtspr**) and Move From Special Purpose Register (**mfspr**) instructions move 128-bit data between GPRs and SPRs.

The SPU also monitors a status signal called the external condition. The Branch Indirect and Set Link If Enabled Data (**bisled**) instruction conditionally branches based upon the status of the external condition. The SPU interrupt facility can be configured to branch to an interrupt handler at address 0 when the external condition is true.

#### 2.1 Data Representation

#### 2.1.1 Byte Ordering

The architecture defines:

- An 8-bit byte
- A 16-bit halfword
- A 32-bit word
- A 64-bit doubleword
- A 128-bit quadword

Byte ordering defines how the bytes that make up halfwords, words, doublewords, and quadwords are ordered in memory. The SPU supports most-significant byte (MSB) ordering. With MSB ordering, also called *big endian*, the most-significant byte is located in the lowest addressed byte position in a storage unit (byte 0). Instructions are described in this document as they appear in memory, with successively higher addressed bytes appearing toward the right.



The conventions for bit and byte numbering within the various width storage units are shown in the figures listed in *Table 2-1*.

Table 2-1. Bit and Byte Numbering Figures

For a figure that shows	See
Bit and Byte Numbering of Halfwords	Figure 2-1 on page 24
Bit and Byte Numbering of Words	Figure 2-2 on page 24
Bit and Byte Numbering of Doublewords	Figure 2-3 on page 24
Bit and Byte Numbering of Quadwords	Figure 2-4 on page 25
Register Layout of Data Types	Figure 2-5 on page 26

These conventions apply to integer and floating-point data (where the most-significant byte holds the sign and at a minimum the start of the exponent). The figures show byte numbers on the top and bit numbers below.

Figure 2-1. Bit and Byte Numbering of Halfwords




Figure 2-2. Bit and Byte Numbering of Words




Figure 2-3. Bit and Byte Numbering of Doublewords







Figure 2-4. Bit and Byte Numbering of Quadwords






### 2.2 Data Layout in Registers

All GPRs are 128 bits wide. The leftmost word (bytes 0, 1, 2, and 3) of a register is called the *preferred slot*. When instructions use or produce scalar operands or addresses, the values are in the preferred slot. A set of store assist instructions is available to help store bytes, halfwords, words, and doublewords. *Figure 2-5* illustrates how these data types are laid out in a GPR.

Figure 2-5. Register Layout of Data Types



#### 2.3 Instruction Formats

There are six basic instruction formats. These instructions are all 32 bits long. Minor variations of these formats are also used. Instructions in memory must be aligned on word boundaries. The instruction formats are shown in *Figures 2-6* through *2-11*.

**Note:** The OP code field is presented throughout this document in binary format.

Figure 2-6. RR Instruction Format




Figure 2-7. RRR Instruction Format





Figure 2-8. RI7 Instruction Format





### Figure 2-9. RI10 Instruction Format



Figure 2-10. RI16 Instruction Format




Figure 2-11. RI18 Instruction Format

	OP	I18	RT
Ţ		<b>↓</b>	<b>↓</b>
C	6	7 24	25 31



### 3. Memory - Load/Store Instructions

This section lists and describes the SPU load/store instructions.

#### 3.1 Local Store

The SPU architecture defines a private memory, also called the local store, which is byte-addressed. Load and store instructions combine operands from one or two registers and an immediate value to form the effective address of the memory operand. Only aligned 16-byte-long quadwords can be loaded and stored. Therefore, the rightmost 4 bits of an effective address are always ignored and are assumed to be zero.

The size of the SPU local store address space is 2<sup>32</sup> bytes. However, an implementation generally has a smaller actual memory size. The effective size of the memory is specified by the Local Store Limit Register (LSLR). Implementations can provide methods for accessing the LSLR; however, these methods are outside the scope of the SPU instruction set architecture. Implementations can allow modifications to the LSLR value; however, the LSLR must not change while the SPU is running. Every effective address is ANDed with the LSLR before it is used to reference memory. The LSLR can be used to make the memory appear to be smaller than it is, thus providing compatibility for programs compiled for a smaller memory size. The LSLR value is a mask that controls the effective memory size. This value must have the following properties:

- Limit the effective memory size to be less than or equal to the actual memory size
- Be monotonic, so that the least-significant 4 mask bits are ones and so that there is at most a single transition from '1' to '0' and no transitions from '0' to '1' as the bits are read from the least-significant to the most-significant bit. That is, the value must be 2<sup>n</sup>-1, where n is log<sub>2</sub> (effective memory size).

The effect of this is that references to memory beyond the last byte of the effective size are wrapped—that is, interpreted modulo the effective size. This definition allows an address to be used for a load before it has been checked for validity, and makes it possible to overlap memory latency with other operations more easily.

Stores of less than a quadword are performed by a load-modify-store sequence. A group of *assist* instructions is provided for this type of sequence. The assist instruction names are prefixed with **Generate Control**. These instructions are described in this section. For example, see *Generate Controls for Byte Insertion (d-form)* on page 37.


In a typical system configuration, the SPU local store is externally accessible. The possibility therefore exists of SPU memory being modified asynchronously during the course of execution of an SPU program. All references (loads, stores) to local store by an SPU program, and aligned external references to SPU memory, are atomic. Unaligned references are not atomic, and portions of such operations can be observed by a program executing in the SPU. *Table 3-1* shows sample LSLRs and their sizes in local store.

Table 3-1. Example LSLR Values and Corresponding Local Store Sizes

LSLR	Local Store Size
x'0003 FFFF'	256 KB
x'0001 FFFF'	128 KB
x'0000 FFFF'	64 KB
x'0000 7FFF'	32 KB



# **Load Quadword (d-form)**




The local store address is computed by adding the signed value in the I10 field, with 4 zero bits appended, to the value in the preferred slot of register RA and forcing the rightmost 4 bits of the sum to zero. The 16 bytes at the local store address are placed into register RT. This instruction is computed using the following:

LSA	← (RepLeftBit(I10 II 0b0000,32) + RA <sup>0:3</sup> ) & LSLR & 0xFFFFFFF0
RT	← LocStor(LSA, 16)



# **Load Quadword (x-form)**




The local store address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB and forcing the rightmost 4 bits of the sum to zero. The 16 bytes at the local store address are placed into register RT. This instruction is computed using the following:

LSA	$\leftarrow$ (RA <sup>0:3</sup> + RB <sup>0:3</sup> ) & LSLR & 0xFFFFFFF0
RT	← LocStor(LSA,16)



# Load Quadword (a-form)




The value in the I16 field, with 2 zero bits appended and extended on the left with copies of the most-significant bit, is used as the local store address. The 16 bytes at the local store address are loaded into register RT.


LSA	← RepLeftBit(I16 II 0b00,32) & LSLR & 0xFFFFFFF0
RT	← LocStor(LSA,16)



# **Load Quadword Instruction Relative (a-form)**




The value in the I16 field, with 2 zero bits appended, is added to the program counter (PC) to form the local store address. The 16 bytes at the local store address are loaded into register RT.





# **Store Quadword (d-form)**




The local store address is computed by adding the signed value in the I10 field, with 4 zero bits appended, to the value in the preferred slot of register RA and forcing the rightmost 4 bits of the sum to zero. The contents of register RT are stored at the local store address.

LSA	← (RepLeftBit(I10    0b0000,32) + RA <sup>0:3</sup> ) & LSLR & 0xFFFFFFF0
LocStor(LSA,16)	← RT



# **Store Quadword (x-form)**




The local store address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB and forcing the rightmost 4 bits of the sum to zero. The contents of register RT are stored at the local store address.

LSA	$\leftarrow$ (RA <sup>0:3</sup> + RB <sup>0:3</sup> ) & LSLR & 0xFFFFFFF0	
LocStor(LSA,16)	← RT	



# Store Quadword (a-form)




The value in the I16 field, with 2 zero bits appended and extended on the left with copies of the most-significant bit, is used as the local store address. The contents of register RT are stored at the location given by the local store address.

LSA	← RepLeftBit(I16 II 0b00,32) & LSLR & 0xFFFFFFF0
LocStor(LSA,16)	← RT



# **Store Quadword Instruction Relative (a-form)**




The value in the I16 field, with two zero bits appended and extended on the left with copies of the most-significant bit, is added to the program counter (PC) to form the local store address. The contents of register RT are stored at the location given by the local store address.

LSA	← (RepLeftBit(I16    0b00,32) + PC) & LSLR & 0xFFFFFFF0	
LocStor(LSA,16)	← RT	



# **Generate Controls for Byte Insertion (d-form)**

cbd rt,symbol(ra)




A 4-bit address is computed by adding the value in the signed I7 field to the value in the preferred slot of register RA. The address is used to determine the position of the addressed byte within a quadword. Based on the position, a mask is generated that can be used with the Shuffle Bytes (**shufb**) instruction to insert a byte at the indicated position within a (previously loaded) quadword. The byte is taken from the rightmost byte position of the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	← (RA <sup>0:3</sup> + RepLeftBit(I7,32)) & 0x0000000F
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t</sup>	← 0x03



# **Generate Controls for Byte Insertion (x-form)**




A 4-bit address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB. The address is used to determine the position of the addressed byte within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a byte at the indicated position within a (previously loaded) quadword. The byte is taken from the rightmost byte position of the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	$\leftarrow$ (RA <sup>0:3</sup> + RB <sup>0:3</sup> ) & 0x0000000F
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t</sup>	← 0x03



# **Generate Controls for Halfword Insertion (d-form)**



A 4-bit address is computed by adding the value in the signed I7 field to the value in the preferred slot of register RA and forcing the least-significant bit to zero. The address is used to determine the position of an aligned halfword within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a halfword at the indicated position within a quadword. The halfword is taken from the rightmost 2 bytes of the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	← (RA <sup>0:3</sup> + RepLeftBit(I7,32)) & 0x0000000E
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::2</sup>	← 0x0203



# **Generate Controls for Halfword Insertion (x-form)**




A 4-bit address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB and forcing the least-significant bit to zero. The address is used to determine the position of an aligned halfword within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a halfword at the indicated position within a quadword. The halfword is taken from the rightmost 2 bytes of the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	$\leftarrow$ (RA <sup>0:3</sup> + RB <sup>0:3</sup> ) & 0x0000000E
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::2</sup>	← 0x0203



# **Generate Controls for Word Insertion (d-form)**




A 4-bit address is computed by adding the value in the signed I7 field to the value in the preferred slot of register RA and forcing the least-significant 2 bits to zero. The address is used to determine the position of an aligned word within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a word at the indicated position within a quadword. The word is taken from the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	← (RA <sup>0:3</sup> + RepLeftBit(I7,32)) & 0x0000000C
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::4</sup>	← 0x00010203





# **Generate Controls for Word Insertion (x-form)**




A 4-bit address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB and forcing the least-significant 2 bits to zero. The address is used to determine the position of an aligned word within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a word at the indicated position within a quadword. The word is taken from the preferred slot of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	$\leftarrow (RA^{0:3} + RB^{0:3}) \& 0x0000000C$
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::4</sup>	← 0x00010203



# **Generate Controls for Doubleword Insertion (d-form)**




A 4-bit address is computed by adding the value in the signed I7 field to the value in the preferred slot of register RA and forcing the least-significant 3 bits to zero. The address is used to determine the position of an aligned doubleword within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a doubleword at the indicated position within a quadword. The doubleword is taken from the leftmost 8 bytes of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	← (RA <sup>0:3</sup> + RepLeftBit(I7,32)) & 0x00000008
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::8</sup>	← 0x0001020304050607



# **Generate Controls for Doubleword Insertion (x-form)**



A 4-bit address is computed by adding the value in the preferred slot of register RA to the value in the preferred slot of register RB and forcing the least-significant 3 bits to zero. The address is used to determine the position of the addressed doubleword within a quadword. Based on the position, a mask is generated that can be used with the **shufb** instruction to insert a doubleword at the indicated position within a quadword. The quadword is taken from the leftmost 8 bytes of the RA operand of the **shufb** instruction. See *Appendix C Details of the Compute-Mask Instructions* on page 255 for the details of the created mask.

t	$\leftarrow$ (RA <sup>0:3</sup> + RB <sup>0:3</sup> ) & 0x00000008
RT	← 0x101112131415161718191A1B1C1D1E1F
RT <sup>t::8</sup>	← 0x0001020304050607




# 4. Constant-Formation Instructions

This section lists and describes the SPU constant-formation instructions.



### **Immediate Load Halfword**

### ilh rt,symbol



For each of eight halfword slots:


• The rightmost 16 bits of the value in the I16 field are placed in register RT.

**Programming Note:** There is no Immediate Load Byte instruction. However, that function can be performed by the **ilh** instruction with a suitable value in the I16 field.

s $\leftarrow$ I16 & 0xFFFF         RT <sup>0:1</sup> $\leftarrow$ s         RT <sup>2:3</sup> $\leftarrow$ s         RT <sup>4:5</sup> $\leftarrow$ s         RT <sup>6:7</sup> $\leftarrow$ s         RT <sup>8:9</sup> $\leftarrow$ s         RT <sup>10:11</sup> $\leftarrow$ s         RT <sup>12:13</sup> $\leftarrow$ s         RT <sup>14:15</sup> $\leftarrow$ s		
$RT^{2:3}$ $\leftarrow$ s $RT^{4:5}$ $\leftarrow$ s $RT^{6:7}$ $\leftarrow$ s $RT^{8:9}$ $\leftarrow$ s $RT^{10:11}$ $\leftarrow$ s $RT^{12:13}$ $\leftarrow$ s	s	← I16 & 0xFFFF
$RT^{4:5}$ ← s $RT^{6:7}$ ← s $RT^{8:9}$ ← s $RT^{10:11}$ ← s $RT^{12:13}$ ← s	RT <sup>0:1</sup>	←s
$RT^{6:7} \leftarrow s$ $RT^{8:9} \leftarrow s$ $RT^{10:11} \leftarrow s$ $RT^{12:13} \leftarrow s$	RT <sup>2:3</sup>	← s
$RT^{8:9} \leftarrow s$ $RT^{10:11} \leftarrow s$ $RT^{12:13} \leftarrow s$	RT <sup>4:5</sup>	← s
RT <sup>10:11</sup> ← s RT <sup>12:13</sup> ← s	RT <sup>6:7</sup>	←s
RT <sup>12:13</sup> ← s	RT <sup>8:9</sup>	<b>←</b> s
1115	RT <sup>10:11</sup>	← s
RT <sup>14:15</sup> ← s	RT <sup>12:13</sup>	← s
	RT <sup>14:15</sup>	<b>←</b> s



# **Immediate Load Halfword Upper**



For each of four word slots:


- The value in the I16 field is placed in the leftmost 16 bits of the word.
- The remaining bits of the word are set to zero.

**Programming Note:** This instruction, when used in conjunction with Immediate Or Halfword Lower (**iohl**), can be used to form an arbitrary 32-bit value in each word slot of a register. It can also be used alone to load an immediate floating-point constant with up to 7 bits of significance in its fraction.

t	← I16    0x0000
RT <sup>0:3</sup>	←t
RT <sup>4:7</sup>	←t
RT <sup>8:11</sup>	←t
RT <sup>12:15</sup>	←t

### **Immediate Load Word**

#### il rt,symbol




- The value in the I16 field is expanded to 32 bits by replicating the leftmost bit.
- The resulting value is placed in register RT.

t	← RepLeftBit(I16,32)
RT <sup>0:3</sup>	← t
RT <sup>4:7</sup>	← t
RT <sup>8:11</sup>	← t
RT <sup>12:15</sup>	← t



### **Immediate Load Address**



For each of four word slots:

- The value in the I18 field is placed unchanged in the rightmost 18 bits of register RT.
- The remaining bits of register RT are set to zero.


**Programming Note:** Immediate Load Address can be used to load an immediate value, such as an address or a small constant, without sign extension.

t	← I18
RT <sup>0:3</sup>	← t
RT <sup>4:7</sup>	← t
RT <sup>8:11</sup>	← t
RT <sup>12:15</sup>	← t



### **Immediate Or Halfword Lower**

#### iohl rt,symbol



For each of four word slots:

- The value in the I16 field is prefaced with zeros and ORed with the value in register RT.
- The result is placed into register RT.


**Programming Note:** Immediate Or Halfword Lower can be used in conjunction with Immediate Load Halfword Upper to load a 32-bit immediate value.

t	← 0x0000    I16
RT <sup>0:3</sup>	← RT <sup>0:3</sup> l t
RT <sup>4:7</sup>	← RT <sup>4:7</sup>   t
RT <sup>8:11</sup>	← RT <sup>8:11</sup> l t
RT <sup>12:15</sup>	← RT <sup>12:15</sup>  t



# Form Select Mask for Bytes Immediate

#### fsmbi rt,symbol



The I16 field is used to create a mask in register RT by making eight copies of each bit. Bits in the operand are related to bytes in the result in a left-to-right correspondence.

**Programming Note:** This instruction can be used to create a mask for use with the Select Bits instruction. It can also be used to create masks for halfwords, words, and doublewords.

```
s \leftarrow I16 For j = 0 to 15  If s_j = 0 \text{ then } r^j \leftarrow 0x00 \text{ else}   r^j \leftarrow 0xFF  End  RT \leftarrow r
```






# 5. Integer and Logical Instructions

This section lists and describes the SPU integer and logical instructions.



### **Add Halfword**



For each of eight halfword slots:


- The operand from register RA is added to the operand from register RB.
- The 16-bit result is placed in RT.
- · Overflows and carries are not detected.

RT <sup>0:1</sup>	$\leftarrow RA^{0:1} + RB^{0:1}$
RT <sup>2:3</sup>	$\leftarrow RA^{2:3} + RB^{2:3}$
RT <sup>4:5</sup>	$\leftarrow RA^{4:5} + RB^{4:5}$
RT <sup>6:7</sup>	← RA <sup>6:7</sup> + RB <sup>6:7</sup>
RT <sup>8:9</sup>	← RA <sup>8:9</sup> + RB <sup>8:9</sup>
RT <sup>10:11</sup>	$\leftarrow RA^{10:11} + RB^{10:11}$
RT <sup>12:13</sup>	← RA <sup>12:13</sup> + RB <sup>12:13</sup>
RT <sup>14:15</sup>	← RA <sup>14:15</sup> + RB <sup>14:15</sup>



### **Add Halfword Immediate**

#### ahi rt,ra,value




For each of eight halfword slots:

- The signed value in the I10 field is added to the value in register RA.
- The 16-bit result is placed in RT.
- · Overflows and carries are not detected.

s	← RepLeftBit(I10,16)
RT <sup>0:1</sup>	← RA <sup>0:1</sup> + s
RT <sup>2:3</sup>	← RA <sup>2:3</sup> + s
RT <sup>4:5</sup>	← RA <sup>4:5</sup> + s
RT <sup>6:7</sup>	← RA <sup>6:7</sup> + s
RT <sup>8:9</sup>	← RA <sup>8:9</sup> + s
RT <sup>10:11</sup>	← RA <sup>10:11</sup> + s
RT <sup>12:13</sup>	← RA <sup>12:13</sup> + s
RT <sup>14:15</sup>	← RA <sup>14:15</sup> + s



### **Add Word**




- The operand from register RA is added to the operand from register RB.
- The 32-bit result is placed in register RT.
- Overflows and carries are not detected.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> + RB <sup>0:3</sup>
RT <sup>4:7</sup>	← RA <sup>4:7</sup> + RB <sup>4:7</sup>
RT <sup>8:11</sup>	← RA <sup>8:11</sup> + RB <sup>8:11</sup>
RT <sup>12:15</sup>	← RA <sup>12:15</sup> + RB <sup>12:15</sup>



### **Add Word Immediate**

#### ai rt,ra,value




- The signed value in the I10 field is added to the operand in register RA.
- The 32-bit result is placed in register RT.
- · Overflows and carries are not detected.

t	← RepLeftBit(I10,32)
RT <sup>0:3</sup>	← RA <sup>0:3</sup> + t
RT <sup>4:7</sup>	← RA <sup>4:7</sup> + t
RT <sup>8:11</sup>	← RA <sup>8:11</sup> + t
RT <sup>12:15</sup>	← RA <sup>12:15</sup> + t



### **Subtract From Halfword**




For each of eight halfword slots:

- The value in register RA is subtracted from the value in RB.
- The 16-bit result is placed in register RT.
- · Overflows and carries are not detected.

RT <sup>0:1</sup>	← RB <sup>0:1</sup> + (¬RA <sup>0:1</sup> ) + 1
RT <sup>2:3</sup>	← RB <sup>2:3</sup> + (¬RA <sup>2:3</sup> ) + 1
RT <sup>4:5</sup>	← RB <sup>4:5</sup> + (¬RA <sup>4:5</sup> ) + 1
RT <sup>6:7</sup>	← $RB^{6:7}$ + (¬ $RA^{6:7}$ ) + 1
RT <sup>8:9</sup>	← RB <sup>8:9</sup> + (¬RA <sup>8:9</sup> ) + 1
RT <sup>10:11</sup>	$\leftarrow RB^{10:11} + (\neg RA^{10:11}) + 1$
RT <sup>12:13</sup>	← $RB^{12:13}$ + (¬ $RA^{12:13}$ ) + 1
RT <sup>14:15</sup>	$\leftarrow RB^{14:15} + (\neg RA^{14:15}) + 1$



### **Subtract From Halfword Immediate**



For each of eight halfword slots:


- The value in register RA is subtracted from the signed value in the I10 field.
- The 16-bit result is placed in register RT.
- · Overflows are not detected.

**Programming Note:** Although there is no Subtract Halfword Immediate instruction, its effect can be achieved by using the Add Immediate Halfword with a negative immediate field.

$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
$\begin{array}{lll} RT^{2:3} & \leftarrow t + (\neg RA^{2:3}) + 1 \\ \\ RT^{4:5} & \leftarrow t + (\neg RA^{4:5}) + 1 \\ \\ RT^{6:7} & \leftarrow t + (\neg RA^{6:7}) + 1 \\ \\ RT^{8:9} & \leftarrow t + (\neg RA^{8:9}) + 1 \\ \\ RT^{10:11} & \leftarrow t + (\neg RA^{10:11}) + 1 \\ \\ RT^{12:13} & \leftarrow t + (\neg RA^{12:13}) + 1 \end{array}$	t	← RepLeftBit(I10,16)
$\begin{array}{lll} RT^{4:5} & \leftarrow t + (\neg RA^{4:5}) + 1 \\ RT^{6:7} & \leftarrow t + (\neg RA^{6:7}) + 1 \\ RT^{8:9} & \leftarrow t + (\neg RA^{8:9}) + 1 \\ RT^{10:11} & \leftarrow t + (\neg RA^{10:11}) + 1 \\ RT^{12:13} & \leftarrow t + (\neg RA^{12:13}) + 1 \end{array}$	RT <sup>0:1</sup>	← t + (¬RA <sup>0:1</sup> ) + 1
$RT^{6:7} \leftarrow t + (\neg RA^{6:7}) + 1$ $RT^{8:9} \leftarrow t + (\neg RA^{8:9}) + 1$ $RT^{10:11} \leftarrow t + (\neg RA^{10:11}) + 1$ $RT^{12:13} \leftarrow t + (\neg RA^{12:13}) + 1$	RT <sup>2:3</sup>	← t + (¬RA <sup>2:3</sup> ) + 1
RT <sup>8:9</sup> $\leftarrow$ t + (¬RA <sup>8:9</sup> ) + 1  RT <sup>10:11</sup> $\leftarrow$ t + (¬RA <sup>10:11</sup> ) + 1  RT <sup>12:13</sup> $\leftarrow$ t + (¬RA <sup>12:13</sup> ) + 1	RT <sup>4:5</sup>	← t + (¬RA <sup>4:5</sup> ) + 1
RT <sup>10:11</sup> $\leftarrow$ t + (¬RA <sup>10:11</sup> ) + 1  RT <sup>12:13</sup> $\leftarrow$ t + (¬RA <sup>12:13</sup> ) + 1	RT <sup>6:7</sup>	← t + (¬RA <sup>6:7</sup> ) + 1
$RT^{12:13} \leftarrow t + (\neg RA^{12:13}) + 1$	RT <sup>8:9</sup>	← t + (¬RA <sup>8:9</sup> ) + 1
	RT <sup>10:11</sup>	← t + (¬RA <sup>10:11</sup> ) + 1
$RT^{14:15}$ $\leftarrow t + (\neg RA^{14:15}) + 1$	RT <sup>12:13</sup>	← t + (¬RA <sup>12:13</sup> ) + 1
	RT <sup>14:15</sup>	← t + (¬RA <sup>14:15</sup> ) + 1




### **Subtract From Word**



- The value in register RA is subtracted from the value in register RB.
- The result is placed in register RT.
- Overflows and carries are not detected.

RT <sup>0:3</sup>	← RB <sup>0:3</sup> + (¬RA <sup>0:3</sup> ) + 1
RT <sup>4:7</sup>	$\leftarrow RB^{4:7} + (\neg RA^{4:7}) + 1$
RT <sup>8:11</sup>	← RB <sup>8:11</sup> + (¬RA <sup>8:11</sup> ) + 1
RT <sup>12:15</sup>	← RB <sup>12:15</sup> + (¬RA <sup>12:15</sup> ) + 1

### **Subtract From Word Immediate**



For each of four word slots:


- The value in register RA is subtracted from the value in the I10 field.
- The result is placed in register RT.
- · Overflows and carries are not detected.

**Programming Note:** Although there is no Subtract Immediate instruction, its effect can be achieved by using the Add Immediate with a negative immediate field.

t	← RepLeftBit(I10,32)
RT <sup>0:3</sup>	← t + (¬RA <sup>0:3</sup> ) + 1
RT <sup>4:7</sup>	← t + (¬RA <sup>4:7</sup> ) + 1
RT <sup>8:11</sup>	← t + (¬RA <sup>8:11</sup> ) + 1
RT <sup>12:15</sup>	← t + (¬RA <sup>12:15</sup> ) + 1



### **Add Extended**




- The operand from register RA is added to the operand from register RB and the least-significant bit of the operand from register RT.
- The 32-bit result is placed in register RT. Bits 0 to 30 of the RT input are reserved and should be zero.

RT <sup>0:3</sup>	$\leftarrow RA^{0:3} + RB^{0:3} + RT_{31}$
RT <sup>4:7</sup>	$\leftarrow RA^{4:7} + RB^{4:7} + RT_{63}$
RT <sup>8:11</sup>	← RA <sup>8:11</sup> + RB <sup>8:11</sup> + RT <sub>95</sub>
RT <sup>12:15</sup>	$\leftarrow RA^{12:15} + RB^{12:15} + RT_{127}$



# **Carry Generate**




- The operand from register RA is added to the operand from register RB.
- The carry-out is placed in the least-significant bit of register RT.
- The remaining bits of RT are set to zero.

```
For j = 0 to 15 by 4 t_{0:32} = ((0 \text{ || RA}^{j::4}) + (0 \text{ || RB}^{j::4})) \\ \text{RT}^{j::4} \leftarrow {}_{31}0 \text{ || } t_0 End
```



### **Carry Generate Extended**




- The operand from register RA is added to the operand from register RB and the least-significant bit of register RT.
- The carry-out is placed in the least-significant bit of register RT.
- The remaining bits of RT are set to zero. Bits 0 to 30 of the RT input are reserved and should be zero.

```
For j = 0 to 15 by 4 t_{0:32} = (0 \parallel RA^{j::4}) + (0 \parallel RB^{j::4}) + (_{32}0 \parallel RT_{j * 8 + 31}) \\ RT^{j::4} \leftarrow _{31}0 \parallel t_0 End
```



### **Subtract From Extended**




- The operand from register RA is subtracted from the operand from register RB. An additional '1' is subtracted from the result if the least-significant bit of RT is '0'.
- The 32-bit result is placed in register RT. Bits 0 to 30 of the RT input are reserved and should be zero.

RT <sup>0:3</sup>	← RB <sup>0:3</sup> + (¬RA <sup>0:3</sup> ) + RT <sub>31</sub>
RT <sup>4:7</sup>	← $RB^{4:7}$ + (¬ $RA^{4:7}$ ) + $RT_{63}$
RT <sup>8:11</sup>	← RB <sup>8:11</sup> + (¬RA <sup>8:11</sup> ) + RT <sub>95</sub>
RT <sup>12:15</sup>	← RB <sup>12:15</sup> + (¬RA <sup>12:15</sup> ) + RT <sub>127</sub>



### **Borrow Generate**



For each of four word slots:


• If the unsigned value of RA is greater than the unsigned value of RB, then '0' is placed in register RT. Otherwise, '1' is placed in register RT.

```
For j = 0 to 15 by 4  \text{if } (RB^{j::4} \geq^{u} RA^{j::4}) \text{ then } RT^{j::4} \leftarrow 1 \\ \text{else } RT^{j::4} \leftarrow 0 \\ \text{End}
```





#### **Borrow Generate Extended**




For each of four word slots:

• The operand from register RA is subtracted from the operand from register RB. An additional '1' is subtracted from the result if the least-significant bit of RT is '0'. If the result is less than zero, a '0' is placed in register RT. Otherwise, register RT is set to '1'. Bits 0 to 30 of the RT input are reserved and should be zero.

```
For j = 0 to 15 by 4  if (RT_{j * 8 + 31}) \text{ then } \\ if (RB^{j::4} \geq^{u} RA^{j::4}) \text{ then } RT^{j::4} \leftarrow 1 \\ else \ RT^{j::4} \leftarrow 0 \\ else \\ if (RB^{j::4} >^{u} RA^{j::4}) \text{ then } RT^{j::4} \leftarrow 1 \\ else \ RT^{j::4} \leftarrow 0 \\ End
```



# Multiply




- The value in the rightmost 16 bits of register RA is multiplied by the value in the rightmost 16 bits of register RB.
- The 32-bit product is placed in register RT.
- The leftmost 16 bits of each operand are ignored.

RT <sup>0:3</sup>	← RA <sup>2:3</sup> * RB <sup>2:3</sup>
RT <sup>4:7</sup>	← RA <sup>6:7</sup> * RB <sup>6:7</sup>
RT <sup>8:11</sup>	← RA <sup>10:11</sup> * RB <sup>10:11</sup>
RT <sup>12:15</sup>	← RA <sup>14:15</sup> * RB <sup>14:15</sup>



# **Multiply Unsigned**




- The rightmost 16 bits of register RA are multiplied by the rightmost 16 bits of register RB, treating both operands as unsigned.
- The 32-bit product is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>2:3</sup>  *  RB <sup>2:3</sup>
RT <sup>4:7</sup>	← RA <sup>6:7</sup> I*I RB <sup>6:7</sup>
RT <sup>8:11</sup>	← RA <sup>10:11</sup> I*I RB <sup>10:11</sup>
RT <sup>12:15</sup>	← RA <sup>14:15</sup>  *  RB <sup>14:15</sup>



# **Multiply Immediate**

# mpyi rt,ra,value




- The signed value in the I10 field is multiplied by the value in the rightmost 16 bits of register RA.
- The resulting product is placed in register RT.

t	← RepLeftBit(I10,16)
RT <sup>0:3</sup>	← RA <sup>2:3</sup> * t
RT <sup>4:7</sup>	← RA <sup>6:7</sup> * t
RT <sup>8:11</sup>	← RA <sup>10:11</sup> * t
RT <sup>12:15</sup>	← RA <sup>14:15</sup> * t



# **Multiply Unsigned Immediate**

#### mpyui rt,ra,value




- The signed value in the I10 field is extended to 16 bits by replicating the leftmost bit. The resulting value is multiplied by the rightmost 16 bits of register RA, treating both operands as unsigned.
- The resulting product is placed in register RT.

t	← RepLeftBit(I10,16)
RT <sup>0:3</sup>	← RA <sup>2:3</sup>  *  t
RT <sup>4:7</sup>	← RA <sup>6:7</sup>  *  t
RT <sup>8:11</sup>	← RA <sup>10:11</sup>  *  t
RT <sup>12:15</sup>	← RA <sup>14:15</sup>  *  t



# **Multiply and Add**




For each of four word slots:

- The value in register RA is treated as a 16-bit signed integer and multiplied by the 16-bit signed value in register RB. The resulting product is added to the value in register RC.
- The result is placed in register RT.
- · Overflows and carries are not detected.

**Programming Note:** The operands are right-aligned within the 32-bit field.

t0	$\leftarrow RA^{2:3} * RB^{2:3}$
t1	← RA <sup>6:7</sup> * RB <sup>6:7</sup>
t2	← RA <sup>10:11</sup> * RB <sup>10:11</sup>
t3	← RA <sup>14:15</sup> * RB <sup>14:15</sup>
RT <sup>0:3</sup>	← t0 + RC <sup>0:3</sup>
RT <sup>4:7</sup>	← t1 + RC <sup>4:7</sup>
RT <sup>8:11</sup>	← t2 + RC <sup>8:11</sup>
RT <sup>12:15</sup>	← t3 + RC <sup>12:15</sup>

### **Multiply High**



For each of four word slots:


- The leftmost 16 bits of the value in register RA are shifted right by 16 bits and multiplied by the 16-bit value in register RB.
- The product is shifted left by 16 bits and placed in register RT. Bits shifted out at the left are discarded. Zeros are shifted in at the right.

**Programming Note:** This instruction can be used in conjunction with **mpyu** and **add** to perform a 32-bit multiply.

t0	← RA <sup>0:1</sup> * RB <sup>2:3</sup>
t1	← RA <sup>4:5</sup> * RB <sup>6:7</sup>
t2	← RA <sup>8:9</sup> * RB <sup>10:11</sup>
t3	← RA <sup>12:13</sup> * RB <sup>14:15</sup>
RT <sup>0:3</sup>	$\leftarrow$ t0 <sup>2:3</sup>    0x0000
RT <sup>4:7</sup>	← t1 <sup>2:3</sup>    0x0000
RT <sup>8:11</sup>	← t2 <sup>2:3</sup>    0x0000
RT <sup>12:15</sup>	← t3 <sup>2:3</sup>    0x0000



# **Multiply and Shift Right**



- The value in the rightmost 16 bits of register RA is multiplied by the value in the rightmost 16 bits of register RB.
- The leftmost 16 bits of the 32-bit product are placed in the rightmost 16 bits of register RT, with the sign bit replicated into the left 16 bits of the register.

tO	$\leftarrow RA^{2:3} * RB^{2:3}$
t1	← RA <sup>6:7</sup> * RB <sup>6:7</sup>
t2	$\leftarrow RA^{10:11} * RB^{10:11}$
t3	← RA <sup>14:15</sup> * RB <sup>14:15</sup>
RT <sup>0:3</sup>	← RepLeftBit(t0 <sup>0:1</sup> ,32)
RT <sup>4:7</sup>	← RepLeftBit(t1 <sup>0:1</sup> ,32)
RT <sup>8:11</sup>	← RepLeftBit(t2 <sup>0:1</sup> ,32)
RT <sup>12:15</sup>	← RepLeftBit(t3 <sup>0:1</sup> ,32)



# **Multiply High High**


#### 

- The leftmost 16 bits in register RA are multiplied by the leftmost 16 bits in register RB.
- The 32-bit product is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:1</sup> * RB <sup>0:1</sup>
RT <sup>4:7</sup>	← RA <sup>4:5</sup> * RB <sup>4:5</sup>
RT <sup>8:11</sup>	← RA <sup>8:9</sup> * RB <sup>8:9</sup>
RT <sup>12:15</sup>	← RA <sup>12:13</sup> * RB <sup>12:13</sup>



# **Multiply High High and Add**



- The leftmost 16 bits in register RA are multiplied by the leftmost 16 bits in register RB. The product is added to the value in register RT.
- The sum is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:1</sup> * RB <sup>0:1</sup> + RT <sup>0:3</sup>
RT <sup>4:7</sup>	← RA <sup>4:5</sup> * RB <sup>4:5</sup> + RT <sup>4:7</sup>
RT <sup>8:11</sup>	← RA <sup>8:9</sup> * RB <sup>8:9</sup> + RT <sup>8:11</sup>
RT <sup>12:15</sup>	← RA <sup>12:13</sup> * RB <sup>12:13</sup> + RT <sup>12:15</sup>

# **Multiply High High Unsigned**


#### 

- The leftmost 16 bits in register RA are multiplied by the leftmost 16 bits in register RB, treating both operands as unsigned.
- The 32-bit product is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:1</sup>  *  RB <sup>0:1</sup>
RT <sup>4:7</sup>	← RA <sup>4:5</sup>  *  RB <sup>4:5</sup>
RT <sup>8:11</sup>	← RA <sup>8:9</sup>  *  RB <sup>8:9</sup>
RT <sup>12:15</sup>	← RA <sup>12:13</sup> I*I RB <sup>12:13</sup>



# **Multiply High High Unsigned and Add**




- The leftmost 16 bits in register RA are multiplied by the leftmost 16 bits in register RB, treating both operands as unsigned. The product is added to the value in register RT.
- The sum is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:1</sup>  *  RB <sup>0:1</sup> + RT <sup>0:3</sup>
RT <sup>4:7</sup>	← RA <sup>4:5</sup>  *I RB <sup>4:5</sup> + RT <sup>4:7</sup>
RT <sup>8:11</sup>	← RA <sup>8:9</sup>  *I RB <sup>8:9</sup> + RT <sup>8:11</sup>
RT <sup>12:15</sup>	← RA <sup>12:13</sup>  *  RB <sup>12:13</sup> + RT <sup>12:15</sup>



## **Count Leading Zeros**



For each of four word slots:

- The number of zero bits to the left of the first '1' bit in the operand in register RA is computed.
- The result is placed in register RT. If register RA is zero, the result is 32.

**Programming Note:** The result placed in register RT satisfies  $0 \le RT \le 32$ . The value in register RT is zero, for example, if the corresponding slot in RA is a negative integer. The value in register RT is 32 if the corresponding slot in register RA is zero.

```
For i = 0 to 3 t \leftarrow 0; j \leftarrow i * 4 u \leftarrow RA^{j::4} For m = 0 to 31 lf u_m = 1 \text{ then leave} t \leftarrow t + 1 End RT^{j::4} \leftarrow t End
```



## **Count Ones in Bytes**

For each of 16 byte slots:

- The number of bits in register RA whose value is '1' is computed.
- The result is placed in register RT.


**Programming Note:** The result placed in register RT satisfies  $0 \le RT \le 8$ . The value in register RT is zero, for example, if the value in RA is zero. The value in RT is 8 if the value in RA is -1.

```
For j = 0 to 15 c = 0 b \leftarrow RA^{j} For m = 0 \text{ to } 7 If b_{m} = 1 \text{ then } c \leftarrow c + 1 End \\ RT^{j} \leftarrow c End
```

(See also the Form Select Mask for Bytes instruction on page 80.)




# Form Select Mask for Bytes



The rightmost 16 bits of the preferred slot of register RA are used to create a mask in register RT by replicating each bit eight times. Bits in the operand are related to bytes in the result in a left-to-right correspondence.



## **Form Select Mask for Halfwords**




The rightmost 8 bits of the preferred slot of register RA are used to create a mask in register RT by replicating each bit 16 times. Bits in the operand are related to halfwords in the result, in a left-to-right correspondence.

```
\begin{split} s \leftarrow RA^3 \\ k &= 0 \\ \text{For } j &= 0 \text{ to } 7 \\ &\quad \text{If } s_j &= 0 \text{ then } r^{k::2} \leftarrow 0x0000 \text{ else} \\ &\quad r^{k::2} \leftarrow 0xFFFF \\ &\quad k &= k+2 \\ \text{End} \\ &\quad RT \leftarrow r \end{split}
```




## **Form Select Mask for Words**



The rightmost 4 bits of the preferred slot of register RA are used to create a mask in register RT by replicating each bit 32 times. Bits in the operand are related to words in the result in a left-to-right correspondence.




# **Gather Bits from Bytes**



A 16-bit quantity is formed in the right half of the preferred slot of register RT by concatenating the rightmost bit in each byte of register RA. The leftmost 16 bits of register RT are set to zero, as are the remaining slots of register RT.




## **Gather Bits from Halfwords**



An 8-bit quantity is formed in the rightmost byte of the preferred slot of register RT by concatenating the rightmost bit in each halfword of register RA. The leftmost 24 bits of the preferred slot of register RT are set to zero, as are the remaining slots of register RT.



## **Gather Bits from Words**




A 4-bit quantity is formed in the rightmost 4 bits of register RT by concatenating the rightmost bit in each word of register RA. The leftmost 28 bits of register RT are set to zero, as are the remaining slots of register RT.

```
\begin{array}{l} k = 12 \\ s = 0 \\ & \text{For } j = 31 \text{ to } 128 \text{ by } 32 \\ & s_k \leftarrow RA_j \\ & k \leftarrow k + 1 \\ & \text{End} \\ RT^{0:3} \leftarrow 0x0000 \text{ || } s \\ RT^{4:7} \leftarrow 0 \\ RT^{8:11} \leftarrow 0 \\ RT^{12:15} \leftarrow 0 \end{array}
```



## **Average Bytes**




For each of 16 byte slots:

- The operand from register RA is added to the operand from register RB, and '1' is added to the result. These additions are done without loss of precision.
- That result is shifted to the right by 1 bit and placed in register RT.

```
For j = 0 to 15 RT^{j} \leftarrow ((0x00 \mid\mid RA^{j}) + (0x00 \mid\mid RB^{j}) + 1)_{7:14} End
```



# **Absolute Differences of Bytes**



For each of 16 byte slots:


- The operand in register RA is subtracted from the operand in register RB.
- The absolute value of the result is placed in register RT.

**Programming Note:** The operands are unsigned.

```
For j=0 to 15 if (RB^j>^uRA^j) \text{ then} \\ RT^j \leftarrow RB^j - RA^j \\ else \\ RT^j \leftarrow RA^j - RB^j \\ End
```



## **Sum Bytes into Halfwords**



For each of four word slots:


- The 4 bytes in register RB are added, and the 16-bit result is placed in bytes 0 and 1 of register RT.
- The 4 bytes in register RA are added, and the 16-bit result is placed in bytes 2 and 3 of register RT.

Programming Note: The operands are unsigned.

RT <sup>0:1</sup>	$\leftarrow RB^0 + RB^1 + RB^2 + RB^3$
RT <sup>2:3</sup>	$\leftarrow RA^0 + RA^1 + RA^2 + RA^3$
RT <sup>4:5</sup>	$\leftarrow RB^4 + RB^5 + RB^6 + RB^7$
RT <sup>6:7</sup>	$\leftarrow RA^4 + RA^5 + RA^6 + RA^7$
RT <sup>8:9</sup>	← $RB^8 + RB^9 + RB^{10} + RB^{11}$
RT <sup>10:11</sup>	$\leftarrow RA^8 + RA^9 + RA^{10} + RA^{11}$
RT <sup>12:13</sup>	$\leftarrow RB^{12} + RB^{13} + RB^{14} + RB^{15}$
RT <sup>14:15</sup>	$\leftarrow RA^{12} + RA^{13} + RA^{14} + RA^{15}$



# **Extend Sign Byte to Halfword**



For each of eight halfword slots:

- The sign of the byte in the right byte of the operand in register RA is propagated to the left byte.
- The resulting 16-bit integer is stored in register RT.


**Programming Note:** This is the only instruction that treats bytes as signed.

RT <sup>0:1</sup>	← RepLeftBit(RA <sup>1</sup> ,16)
RT <sup>2:3</sup>	← RepLeftBit(RA <sup>3</sup> ,16)
RT <sup>4:5</sup>	← RepLeftBit(RA <sup>5</sup> ,16)
RT <sup>6:7</sup>	← RepLeftBit(RA <sup>7</sup> ,16)
RT <sup>8:9</sup>	← RepLeftBit(RA <sup>9</sup> ,16)
RT <sup>10:11</sup>	← RepLeftBit(RA <sup>11</sup> ,16)
RT <sup>12:13</sup>	← RepLeftBit(RA <sup>13</sup> ,16)
RT <sup>14:15</sup>	← RepLeftBit(RA <sup>15</sup> ,16)





# **Extend Sign Halfword to Word**




- The sign of the halfword in the right half of the operand in register RA is propagated to the left halfword.
- The resulting 32-bit integer is placed in register RT.

RT <sup>0:3</sup>	← RepLeftBit(RA <sup>2:3</sup> ,32)
RT <sup>4:7</sup>	← RepLeftBit(RA <sup>6:7</sup> ,32)
RT <sup>8:11</sup>	← RepLeftBit(RA <sup>10:11</sup> ,32)
RT <sup>12:15</sup>	← RepLeftBit(RA <sup>14:15</sup> ,32)



# **Extend Sign Word to Doubleword**




For each of two doubleword slots:

- The sign of the word in the right slot is propagated to the left word.
- The resulting 64-bit integer is stored in register RT.

RT <sup>0:7</sup>	← RepLeftBit(RA <sup>4:7</sup> ,64)	
RT <sup>8:15</sup>	← RepLeftBit(RA <sup>12:15</sup> ,64)	



## **And**




The values in register RA and register RB are logically ANDed. The result is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> & RB <sup>0:3</sup>
RT <sup>4:7</sup>	← RA <sup>4:7</sup> & RB <sup>4:7</sup>
RT <sup>8:11</sup>	← RA <sup>8:11</sup> & RB <sup>8:11</sup>
RT <sup>12:15</sup>	← RA <sup>12:15</sup> & RB <sup>12:15</sup>



# **And with Complement**




The value in register RA is logically ANDed with the complement of the value in register RB. The result is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> & (¬RB <sup>0:3</sup> )
RT <sup>4:7</sup>	$\leftarrow RA^{4:7} \& (\neg RB^{4:7})$
RT <sup>8:11</sup>	← RA <sup>8:11</sup> & (¬RB <sup>8:11</sup> )
RT <sup>12:15</sup>	← RA <sup>12:15</sup> & (¬RB <sup>12:15</sup> )



# **And Byte Immediate**




For each of 16 byte slots, the rightmost 8 bits of the I10 field are ANDed with the value in register RA. The result is placed in register RT.

b	← I10 & 0x00FF
bbbb	← b    b    b    b
RT <sup>0:3</sup>	← RA <sup>0:3</sup> & bbbb
RT <sup>4:7</sup>	← RA <sup>4:7</sup> & bbbb
RT <sup>8:11</sup>	← RA <sup>8:11</sup> & bbbb
RT <sup>12:15</sup>	← RA <sup>12:15</sup> & bbbb



## **And Halfword Immediate**

# andhi rt,ra,value



For each of eight halfword slots:


- The I10 field is extended to 16 bits by replicating its leftmost bit. The result is ANDed with the value in register RA.
- The 16-bit result is placed in register RT.

t	← RepLeftBit(I10,16)
RT <sup>0:1</sup>	← RA <sup>0:1</sup> & t
RT <sup>2:3</sup>	$\leftarrow RA^{2:3} \ \& \ t$
RT <sup>4:5</sup>	$\leftarrow RA^{4:5} \ \& \ t$
RT <sup>6:7</sup>	$\leftarrow RA^{6:7} \ \& \ t$
RT <sup>8:9</sup>	← RA <sup>8:9</sup> & t
RT <sup>10:11</sup>	← RA <sup>10:11</sup> & t
RT <sup>12:13</sup>	← RA <sup>12:13</sup> & t
RT <sup>14:15</sup>	← RA <sup>14:15</sup> & t



## **And Word Immediate**

#### andi rt,ra,value




- The value of the I10 field is extended to 32 bits by replicating its leftmost bit. The result is ANDed with the contents of register RA.
- The result is placed in register RT.

t	← RepLeftBit(I10,32)
RT <sup>0:3</sup>	← RA <sup>0:3</sup> & t
RT <sup>4:7</sup>	← RA <sup>4:7</sup> & t
RT <sup>8:11</sup>	← RA <sup>8:11</sup> & t
RT <sup>12:15</sup>	← RA <sup>12:15</sup> & t




## Or



The values in register RA and register RB are logically ORed. The result is placed in register RT.

RT <sup>0:3</sup>	$\leftarrow$ RA <sup>0:3</sup>   RB <sup>0:3</sup>
RT <sup>4:7</sup>	$\leftarrow RA^{4:7} I  RB^{4:7}$
RT <sup>8:11</sup>	← RA <sup>8:11</sup>   RB <sup>8:11</sup>
RT <sup>12:15</sup>	$\leftarrow RA^{12:15} \mid RB^{12:15}$

# **Or with Complement**




The value in register RA is ORed with the complement of the value in register RB. The result is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> I (¬RB <sup>0:3</sup> )
RT <sup>4:7</sup>	← RA <sup>4:7</sup> I (¬RB <sup>4:7</sup> )
RT <sup>8:11</sup>	← RA <sup>8:11</sup> I (¬RB <sup>8:11</sup> )
RT <sup>12:15</sup>	← RA <sup>12:15</sup>   (¬RB <sup>12:15</sup> )



# **Or Byte Immediate**



For each of 16 byte slots:

- The rightmost 8 bits of the I10 field are ORed with the value in register RA.
- The result is placed in register RT.

b	← I10 & 0x00FF
bbbb	← b    b    b    b
RT <sup>0:3</sup>	← RA <sup>0:3</sup> l bbbb
RT <sup>4:7</sup>	← RA <sup>4:7</sup> l bbbb
RT <sup>8:11</sup>	← RA <sup>8:11</sup> I bbbb
RT <sup>12:15</sup>	← RA <sup>12:15</sup> l bbbb



## **Or Halfword Immediate**

orhi rt,ra,value



For each of eight halfword slots:

- The I10 field is extended to 16 bits by replicating its leftmost bit. The result is ORed with the value in register RA.
- The result is placed in register RT.

t	← RepLeftBit(I10,16)
RT <sup>0:1</sup>	← RA <sup>0:1</sup> l t
RT <sup>2:3</sup>	← RA <sup>2:3</sup> l t
RT <sup>4:5</sup>	← RA <sup>4:5</sup>   t
RT <sup>6:7</sup>	← RA <sup>6:7</sup> l t
RT <sup>8:9</sup>	← RA <sup>8:9</sup> l t
RT <sup>10:11</sup>	← RA <sup>10:11</sup> l t
RT <sup>12:13</sup>	← RA <sup>12:13</sup> l t
RT <sup>14:15</sup>	← RA <sup>14:15</sup> l t



## **Or Word Immediate**


ori							r	t,ra	,va	lue																					
0	0	0	0	0	1	0	0					I	10								RA							RT			
$\downarrow$									<b>\</b>	<b>—</b>						<b>\</b>	Ţ						<b>—</b>								
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

- The I10 field is sign-extended to 32 bits and ORed with the contents of register RA.
- The result is placed in register RT.

t	← RepLeftBit(I10,32)
RT <sup>0:3</sup>	← RA <sup>0:3</sup> l t
RT <sup>4:7</sup>	← RA <sup>4:7</sup>   t
RT <sup>8:11</sup>	← RA <sup>8:11</sup> l t
RT <sup>12:15</sup>	← RA <sup>12:15</sup> l t



## **Or Across**




The four words of RA are logically ORed. The result is placed in the preferred slot of register RT. The other three slots of the register are written with zeros.

RT <sup>0:3</sup>	← RA <sup>0:3</sup>   RA <sup>4:7</sup>   RA <sup>8:11</sup>   RA <sup>12:15</sup>
RT <sup>4:15</sup>	← 0



# **Exclusive Or**




The values in register RA and register RB are logically XORed. The result is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> ⊕ RB <sup>0:3</sup>
RT <sup>4:7</sup>	$\leftarrow RA^{4:7} \oplus RB^{4:7}$
RT <sup>8:11</sup>	← RA <sup>8:11</sup> ⊕ RB <sup>8:11</sup>
RT <sup>12:15</sup>	← RA <sup>12:15</sup> ⊕ RB <sup>12:15</sup>



# **Exclusive Or Byte Immediate**

# xorbi rt,ra,value 0 1 0 0 0 1 1 0 II0 RA



For each of 16 byte slots:

- The rightmost 8 bits of the I10 field are XORed with the value in register RA.
- The result is placed in register RT.

b	← I10 & 0x00FF
bbbb	← b    b    b    b
RT <sup>0:3</sup>	← RA <sup>0:3</sup> ⊕ bbbb
RT <sup>4:7</sup>	← RA <sup>4:7</sup> ⊕ bbbb
RT <sup>8:11</sup>	← RA <sup>8:11</sup> ⊕ bbbb
RT <sup>12:15</sup>	← RA <sup>12:15</sup> ⊕ bbbb



## **Exclusive Or Halfword Immediate**

#### 

For each of eight halfword slots:

- The I10 field is extended to 16 bits by replicating the leftmost bit. The resulting value is XORed with the value in register RA.
- The 16-bit result is placed in register RT.


t	← RepLeftBit(I10,16)
RT <sup>0:1</sup>	← RA <sup>0:1</sup> ⊕ t
RT <sup>2:3</sup>	← RA <sup>2:3</sup> ⊕ t
RT <sup>4:5</sup>	← RA <sup>4:5</sup> ⊕ t
RT <sup>6:7</sup>	← RA <sup>6:7</sup> ⊕ t
RT <sup>8:9</sup>	← RA <sup>8:9</sup> ⊕ t
RT <sup>10:11</sup>	← RA <sup>10:11</sup> ⊕ t
RT <sup>12:13</sup>	← RA <sup>12:13</sup> ⊕ t
RT <sup>14:15</sup>	← RA <sup>14:15</sup> ⊕ t





## **Exclusive Or Word Immediate**

# xori rt,ra,value




- The I10 field is sign-extended to 32 bits and XORed with the contents of register RA.
- The 32-bit result is placed in register RT.

t	← RepLeftBit(I10,32)
RT <sup>0:3</sup>	← RA <sup>0:3</sup> ⊕ t
RT <sup>4:7</sup>	← RA <sup>4:7</sup> ⊕ t
RT <sup>8:11</sup>	← RA <sup>8:11</sup> ⊕ t
RT <sup>12:15</sup>	← RA <sup>12:15</sup> ⊕ t



## Nand




For each of four word slots:

• The complement of the AND of the bit in register RA and the bit in register RB is placed in register RT.

RT <sup>0:3</sup>	← ¬(RA <sup>0:3</sup> & RB <sup>0:3</sup> )
RT <sup>4:7</sup>	← ¬(RA <sup>4:7</sup> & RB <sup>4:7</sup> )
RT <sup>8:11</sup>	← ¬(RA <sup>8:11</sup> & RB <sup>8:11</sup> )
RT <sup>12:15</sup>	← ¬(RA <sup>12:15</sup> & RB <sup>12:15</sup> )



## Nor




- The values in register RA and register RB are logically ORed.
- The result is complemented and placed in register RT.

RT <sup>0:3</sup>	← ¬(RA <sup>0:3</sup>   RB <sup>0:3</sup> )
RT <sup>4:7</sup>	← ¬(RA <sup>4:7</sup>   RB <sup>4:7</sup> )
RT <sup>8:11</sup>	← ¬(RA <sup>8:11</sup>   RB <sup>8:11</sup> )
RT <sup>12:15</sup>	← ¬(RA <sup>12:15</sup>   RB <sup>12:15</sup> )



# **Equivalent**



For each of four word slots:

- If the bit in register RA and register RB are the same, the result is '1'; otherwise, the result is '0'.
- The result is placed in register RT.

RT <sup>0:3</sup>	← RA <sup>0:3</sup> ⊕ (¬RB <sup>0:3</sup> )
RT <sup>4:7</sup>	$\leftarrow RA^{4:7} \oplus (\neg RB^{4:7})$
RT <sup>8:11</sup>	← RA <sup>8:11</sup> ⊕ (¬RB <sup>8:11</sup> )
RT <sup>12:15</sup>	← RA <sup>12:15</sup> ⊕ (¬RB <sup>12:15</sup> )




#### **Synergistic Processor Unit**

## **Select Bits**

#### 


For each of four word slots:

- If the bit in register RC is '0', then select the bit from register RA; otherwise, select the bit from register RB
- The selected bits are placed in register RT.





## **Shuffle Bytes**



Registers RA and RB are logically concatenated with the least-significant bit of RA adjacent to the most-significant bit of RB. The bytes of the resulting value are considered to be numbered from 0 to 31.

For each byte slot in registers RC and RT:

- The value in register RC is examined, and a result byte is produced as shown in *Table 5-1*.
- The result byte is inserted into register RT.

Table 5-1. Binary Values in Register RC and Byte Results

Value in Register RC (Expressed in Binary)	Result Byte
10xxxxxx	x'00'
110xxxxx	x'FF'
111xxxxx	x'80'
Otherwise	The byte of the concatenated register addressed by the rightmost 5 bits of register RC

```
\begin{aligned} & \text{Rconcat} \leftarrow \text{RA II RB} \\ & \text{For } j = 0 \text{ to } 15 \\ & \text{ } b \leftarrow \text{RC}^j \\ & \text{ If } b_{0:1} = 0b10 \text{ then } c \leftarrow 0x00; \text{ else} \\ & \text{ If } b_{0:2} = 0b110 \text{ then } c \leftarrow 0xFF; \text{ else} \\ & \text{ If } b_{0:2} = 0b111 \text{ then } c \leftarrow 0x80; \text{ else} \\ & \text{ } Do; b \leftarrow b \text{ & } 0x1F; \\ & \text{ } c \leftarrow \text{Rconcat}^b; \\ & \text{ } End \\ & \text{RT}^j \leftarrow c \end{aligned}
```




## 6. Shift and Rotate Instructions

This section describes the SPU shift and rotate instructions.



#### Shift Left Halfword



For each of eight halfword slots:


- The contents of register RA are shifted to the left according to the count in bits 11 to 15 of register RB.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 15, the result is zero.
- Bits shifted out of the left end of the halfword are discarded; zeros are shifted in at the right.

Note: Each halfword slot has its own independent shift amount.

```
\begin{aligned} &\text{For } j = 0 \text{ to } 15 \text{ by } 2 \\ & s \leftarrow RB^{j::2} \& 0x001F \\ & t \leftarrow RA^{j::2} \\ &\text{for } b = 0 \text{ to } 15 \\ & \text{if } b + s < 16 \text{ then } r_b \leftarrow t_{b+s} \\ & \text{else } r_b \leftarrow 0 \\ &\text{end} \\ & RT^{j::2} \leftarrow r \end{aligned}
```



## **Shift Left Halfword Immediate**




For each of eight halfword slots:

- The contents of register RA are shifted to the left according to the count in bits 13 to 17 of the I7 field.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 15, the result is zero.
- Bits shifted out of the left end of the halfword are discarded; zeros are shifted in at the right.

```
\begin{split} s \leftarrow \text{RepLeftBit}(\text{I7,16}) \& 0\text{x001F} \\ \text{For } j &= 0 \text{ to 15 by 2} \\ &\quad t \leftarrow \text{RA}^{j::2} \\ &\quad \text{for } b = 0 \text{ to 15} \\ &\quad \text{if } b + s < 16 \text{ then } r_b \leftarrow t_{b+s} \\ &\quad \text{else } r_b \leftarrow 0 \\ &\quad \text{end} \\ &\quad \text{RT}^{j::2} \leftarrow r \\ \text{end} \end{split}
```



#### **Shift Left Word**



For each of four word slots:

- The contents of register RA are shifted to the left according to the count in bits 26 to 31 of register RB.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 31, the result is zero.
- Bits shifted out of the left end of the word are discarded; zeros are shifted in at the right.


Note: Each word slot has its own independent shift amount.

```
\begin{aligned} &\text{For } j = 0 \text{ to } 15 \text{ by } 4 \\ & s \leftarrow RB^{j::4} \text{ & } 0x0000003F \\ & t \leftarrow RA^{j::4} \\ & \text{for } b = 0 \text{ to } 31 \\ & \text{ if } b + s < 32 \text{ then } r_b \leftarrow t_{b+s} \\ & \text{ else } r_b \leftarrow 0 \\ & \text{ end } \\ & RT^{j::4} \leftarrow r \end{aligned}
```





## **Shift Left Word Immediate**




For each of four word slots:

- The contents of register RA are shifted to the left according to the count in bits 12 to 17 of the I7 field.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 31, the result is zero.
- Bits shifted out of the left end of the word are discarded; zeros are shifted in at the right.

```
\begin{split} s \leftarrow \text{RepLeftBit}(\text{I7,32}) ~\&~ 0x0000003F \\ \text{For } j = 0 \text{ to } 15 \text{ by } 4 \\ & \text{t} \leftarrow \text{RA}^{j::4} \\ & \text{for } b = 0 \text{ to } 31 \\ & \text{if } b + s < 32 \text{ then } r_b \leftarrow t_{b+s} \\ & \text{else } r_b \leftarrow 0 \\ & \text{end} \\ & \text{RT}^{j::4} \leftarrow r \end{split}
```



## **Shift Left Quadword by Bits**



The contents of register RA are shifted to the left according to the count in bits 29 to 31 of the preferred slot of register RB. The result is placed in register RT. A shift of up to 7 bit positions is possible.

If the count is zero, the contents of register RA are copied unchanged into register RT.

Bits shifted out of the left end of the register are discarded, and zeros are shifted in at the right.

```
\begin{split} s &\leftarrow RB_{29:31} \\ \text{for b} &= 0 \text{ to } 127 \\ &\quad \text{if b} + s < 128 \text{ then } r_b \leftarrow RA_{b+s} \\ &\quad \text{else } r_b \leftarrow 0 \\ \text{end} \\ RT \leftarrow r \end{split}
```



## Shift Left Quadword by Bits Immediate

rt,ra,value

#### shlqbii 17 RA RT 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

The contents of register RA are shifted to the left according to the count in bits 15 to 17 of the I7 field. The result is placed in register RT. A shift of up to 7 bit positions is possible.

If the count is zero, the contents of register RA are copied unchanged into register RT.

Bits shifted out of the left end of the register are discarded, and zeros are shifted in at the right.

```
s ← I7 & 0x07
for b = 0 to 127
             if b + s < 128 then r_b \leftarrow RA_{b+s}
             else \; r_b \leftarrow 0
end
\mathsf{RT} \leftarrow \mathsf{r}
```



## **Shift Left Quadword by Bytes**

# shlqby rt,ra,rb 0 0 1 1 1 0 1 1 1 1 1 1 RB RA RT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

The bytes of register RA are shifted to the left according to the count in bits 27 to 31 of the preferred slot of register RB. The result is placed in register RT.

If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 15, the result is zero.

Bytes shifted out of the left end of the register are discarded, and bytes of zeros are shifted in at the right.

```
\begin{array}{l} s \leftarrow RB_{27:31} \\ \text{for } b = 0 \text{ to } 15 \\ \qquad \qquad \text{if } b+s < 16 \text{ then } r^b \leftarrow RA^{b+s} \\ \qquad \qquad \text{else } r^b \leftarrow 0 \\ \text{end} \\ RT \leftarrow r \end{array}
```





## **Shift Left Quadword by Bytes Immediate**

#### 

The bytes of register RA are shifted to the left according to the count in bits 13 to 17 of the I7 field. The result is placed in register RT.

If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 15, the result is zero.

Bytes shifted out of the left end of the register are discarded, and zero bytes are shifted in at the right.

```
s\leftarrow 17 \& 0x1F for b = 0 to 15  if b+s<16 \ then \ r^b\leftarrow RA^{b+s} \\ else \ r^b\leftarrow 0 \\ end \\ RT\leftarrow r
```



## Shift Left Quadword by Bytes from Bit Shift Count

#### 

The bytes of register RA are shifted to the left according to the count in bits 24 to 28 of the preferred slot of register RB. The result is placed in register RT.

If the count is zero, the contents of register RA are copied unchanged into register RT. If the count is greater than 15, the result is zero.


Bytes shifted out of the left end of the register are discarded, and bytes of zeros are shifted in at the right.

```
\begin{array}{l} s\leftarrow RB_{24:28}\\ \text{for }b=0\text{ to }15\\ &\text{if }b+s<16\text{ then }r^b\leftarrow RA^{b+s}\\ &\text{else }r^b\leftarrow x00\\ \text{end}\\ RT\leftarrow r \end{array}
```



#### **Synergistic Processor Unit**

#### **Rotate Halfword**



For each of eight halfword slots:

- The contents of register RA are rotated to the left according to the count in bits 12 to 15 of register RB.
- The result is placed in register RT.
- · If the count is zero, the contents of register RA are copied unchanged into register RT.
- Bits rotated out of the left end of the halfword are rotated in at the right end.

Note: Each halfword slot has its own independent rotate amount.

```
\begin{aligned} &\text{For } j = 0 \text{ to } 15 \text{ by } 2 \\ & s \leftarrow RB^{j::2} \& 0x000F \\ & t \leftarrow RA^{j::2} \\ &\text{for } b = 0 \text{ to } 15 \\ & \text{if } b + s < 16 \text{ then } r_b \leftarrow t_{b+s} \\ & \text{else } r_b \leftarrow t_{b+s-16} \\ &\text{end} \\ & RT^{j::2} \leftarrow r \end{aligned}
```



## **Rotate Halfword Immediate**

# rothi rt,ra,value 0 0 0 0 0 1 1 1 1 1 1 0 0 I7 RA RT 1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

For each of eight halfword slots:


- The contents of register RA are rotated to the left according to the count in bits 14 to 17 of the I7 field.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT.
- Bits rotated out of the left end of the halfword are rotated in at the right end.

```
\begin{split} s \leftarrow & \text{RepLeftBit}(\text{I7,16}) \& 0\text{x000F} \\ & \text{For } j = 0 \text{ to } 15 \text{ by } 2 \\ & \text{$t \leftarrow \text{RA}^{j::2}$} \\ & \text{for } b = 0 \text{ to } 15 \\ & \text{$if } b + s < 16 \text{ then } r_b \leftarrow t_{b+s} \\ & \text{else } r_b \leftarrow t_{b+s-16} \\ & \text{end} \\ & \text{$RT^{j::2} \leftarrow r$} \end{split}
```



#### **Synergistic Processor Unit**

#### **Rotate Word**




For each of four word slots:

- The contents of register RA are rotated to the left according to the count in bits 27 to 31 of register RB.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT.
- Bits rotated out of the left end of the word are rotated in at the right end.

```
For j = 0 to 15 by 4 s \leftarrow RB^{j::4} \& 0x0000001F t \leftarrow RA^{j::4} for b = 0 to 31 if b + s < 32 then \ r_b \leftarrow t_{b+s} else \ r_b \leftarrow t_{b+s-32} end RT^{j::4} \leftarrow r end
```



## **Rotate Word Immediate**



#### For each of four word slots:


- The contents of register RA are rotated to the left according to the count in bits 13 to 17 of the I7 field.
- The result is placed in register RT.
- If the count is zero, the contents of register RA are copied unchanged into register RT.
- Bits rotated out of the left end of the word are rotated in at the right end.

```
\begin{split} \text{S} \leftarrow \text{RepLeftBit}(\text{I7,32}) \;\&\; 0\text{x}0000001\text{F} \\ \text{For } j = 0 \;\text{to}\; 15 \;\text{by}\; 4 \\ & \text{t} \leftarrow \text{RA}^{j::4} \\ & \text{for } b = 0 \;\text{to}\; 31 \\ & \text{if } b + s < 32 \;\text{then}\; r_b \leftarrow t_{b+s} \\ & \text{else}\; r_b \leftarrow t_{b+s-32} \\ & \text{end} \\ & \text{RT}^{j::4} \leftarrow r \end{split}
```





## **Rotate Quadword by Bytes**



The bytes in register RA are rotated to the left according to the count in the rightmost 4 bits of the preferred slot of register RB. The result is placed in register RT. Rotation of up to 15 byte positions is possible.

If the count is zero, the contents of register RA are copied unchanged into register RT.

Bytes rotated out of the left end of the register are rotated in at the right.

```
\begin{array}{l} t4 \leftarrow RB_{28:31} \\ \text{If } t4 = 0 \text{ then } r \leftarrow RA; \\ \text{Else Do} \\ \qquad \qquad \qquad \text{For } i = 0 \text{ to } 15 \\ \qquad \qquad \qquad c = \text{mod}(i + t4,16) \\ \qquad \qquad r^i \leftarrow RA^c \\ \qquad \qquad \qquad \text{End} \\ \text{End} \\ \text{RT} \leftarrow r \end{array}
```



# **Rotate Quadword by Bytes Immediate**

#### 

The bytes in register RA are rotated to the left according to the count in the rightmost 4 bits of the I7 field. The result is placed in register RT. Rotation of up to 15 byte positions is possible.

If the count is zero, the contents of register RA are copied unchanged into register RT.


Bytes rotated out of the left end of the register are rotated in at the right.

```
\begin{array}{l} t4 \leftarrow I7_{14:17} \\ \text{If } t4 = 0 \text{ then } r \leftarrow RA; \\ \text{Else Do} \\ \text{For } i = 0 \text{ to } 15 \\ \text{c} = \text{mod}(i + t4, 16) \\ \text{r}^i \leftarrow RA^c \\ \text{End} \\ \text{End} \\ \text{RT} \leftarrow r \end{array}
```





# **Rotate Quadword by Bytes from Bit Shift Count**



The bytes of register RA are rotated to the left according to the count in bits 25 to 28 of the preferred slot of register RB. The result is placed in register RT.


If the count is zero, the contents of register RA are copied unchanged into register RT.

Bytes rotated out of the left end of the register are rotated in at the right.

```
\begin{array}{l} s\leftarrow RB_{24:28}\\ \text{for }b=0\text{ to }15\\ &\text{if }b+s<16\text{ then }r^b\leftarrow RA^{b+s}\\ &\text{else }r^b\leftarrow RA^{b+s-16}\\ \text{end}\\ RT\leftarrow r \end{array}
```



## **Rotate Quadword by Bits**



The contents of register RA are rotated to the left according to the count in bits 29 to 31 of the preferred slot of register RB. The result is placed in register RT. Rotation of up to 7 bit positions is possible.

If the count is zero, the contents of register RA are copied unchanged into register RT.

Bits rotated out at the left end of the register are rotated in at the right.

```
\begin{split} s \leftarrow RB_{29:31} \\ \text{for } b = 0 \text{ to } 127 \\ & \text{if } b + s < 128 \text{ then } r_b \leftarrow RA_{b+s} \\ & \text{else } r_b \leftarrow RA_{b+s-128} \\ \text{end} \\ RT \leftarrow r \end{split}
```

rotqbii





## **Rotate Quadword by Bits Immediate**

rt,ra,value

#### 

The contents of register RA are rotated to the left according to the count in bits 15 to 17 of the I7 field. The result is placed in register RT. Rotation of up to 7 bit positions is possible.


If the count is zero, the contents of register RA are copied unchanged into register RT.

Bits rotated out at the left end of the register are rotated in at the right.

```
\begin{array}{l} s\leftarrow l_{4:6}\\ \text{for b}=0\text{ to }127\\ \qquad \text{if b}+s<128\text{ then }r_b\leftarrow RA_{b+s}\\ \qquad \text{else }r_b\leftarrow RA_{b+s-128}\\ \text{end}\\ RT\leftarrow r \end{array}
```



#### **Rotate and Mask Halfword**



For each of eight halfword slots:

- The shift\_count is (0 RB) modulo 32.
- If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bits, with zero fill at the left.
- · Otherwise, RT is set to zero.

Note: Each halfword slot has its own independent rotate amount.

```
For j = 0 to 15 by 2 s \leftarrow (0 - RB^{j::2}) \& 0x001F t \leftarrow RA^{j::2} for b = 0 to 15 if b \ge s \text{ then } r_b \leftarrow t_{b-s} else \ r_b \leftarrow 0 end RT^{j::2} \leftarrow r end
```

**Programming Note:** The *Rotate and Mask* and *Rotate and Mask Algebraic* instructions provide support for a logical right shift and algebraic right shift, respectively. They differ from a conventional right logical or algebraic shift in that the shift amount accepted by the instructions is the twos complement of the right shift amount. Thus, to shift right logically the contents of R2 by the number of bits given in R1, the following sequence could be used:

```
sfi r3,r1,0 Form twos complement rotm r4,r2,r3 Rotate, then mask
```

rothmi



#### **Rotate and Mask Halfword Immediate**

rt,ra,value

#### 

For each of eight halfword slots:

- The shift\_count is (0 I7) modulo 32.
- If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bits, with zero fill at the left.
- · Otherwise. RT is set to zero.


```
\begin{split} s &\leftarrow (0 \text{ - RepLeftBit}(I7,32)) \;\&\; 0x0000003F \\ \text{For } j &= 0 \text{ to } 15 \text{ by } 4 \\ &\quad t \leftarrow \text{RA}^{j::4} \\ &\quad \text{for } b = 0 \text{ to } 31 \\ &\quad \text{if } b \geq s \text{ then } r_b \leftarrow t_{b-s} \\ &\quad \text{else } r_b \leftarrow t_0 \\ &\quad \text{end} \\ &\quad \text{RT}^{j::4} \leftarrow r \end{split}
```

**Programming Note:** The *Rotate and Mask* and *Rotate and Mask Algebraic* instructions provide support for a logical right shift and algebraic right shift, respectively. They differ from a conventional right logical or algebraic shift in that the shift amount accepted by the instructions is the twos complement of the right shift amount. Thus, to shift right logically the contents of R2 by the number of bits given in R1, the following sequence could be used:

```
sfi r3,r1,0 Form twos complement rotm r4,r2,r3 Rotate, then mask
```



#### **Rotate and Mask Word**



For each of four word slots:

- The shift\_count is (0 RB) modulo 64.
- If the shift\_count is less than 32, then RT is set to the contents of RA shifted right shift\_count bits, with zero fill at the left.
- · Otherwise, RT is set to zero.

```
For j = 0 to 15 by 4 s \leftarrow (0 - RB^{j::4}) \& 0x0000003F t \leftarrow RA^{j::4} for b = 0 to 31 if \ b \geq s \ then \ r_b \leftarrow t_{b-s} else \ r_b \leftarrow 0 end RT^{j::4} \leftarrow r end
```

**Programming Note:** The *Rotate and Mask* and *Rotate and Mask Algebraic* instructions provide support for a logical right shift and algebraic right shift, respectively. They differ from a conventional right logical or algebraic shift in that the shift amount accepted by the instructions is the twos complement of the right shift amount. Thus, to shift right logically the contents of R2 by the number of bits given in R1, the following sequence could be used:

```
sfi r3,r1,0 Form twos complement rotm r4,r2,r3 Rotate, then mask
```



#### **Rotate and Mask Word Immediate**

# rotmi rt,ra,value 0 0 0 0 1 1 1 1 0 0 1 17 RA RT 10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

For each of four word slots:

- The shift\_count is (0 I7) modulo 64.
- If the shift\_count is less than 32, then RT is set to the contents of RA shifted right shift\_count bits, with zero fill at the left.
- · Otherwise. RT is set to zero.

```
\begin{split} s &\leftarrow (0 \text{ - RepLeftBit}(I7,32)) \;\&\; 0x0000003F \\ \text{For } j &= 0 \text{ to } 15 \text{ by } 4 \\ &\quad t \leftarrow \text{RA}^{j::4} \\ &\quad \text{for } b = 0 \text{ to } 31 \\ &\quad \text{if } b \geq s \text{ then } r_b \leftarrow t_{b-s} \\ &\quad \text{else } r_b \leftarrow 0 \\ &\quad \text{end} \\ &\quad \text{RT}^{j::4} \leftarrow r \end{split}
```

**Programming Note:** The *Rotate and Mask* and *Rotate and Mask Algebraic* instructions provide support for a logical right shift and algebraic right shift, respectively. They differ from a conventional right logical or algebraic shift in that the shift amount accepted by the instructions is the twos complement of the right shift amount. Thus, to shift right logically the contents of R2 by the number of bits given in R1, the following sequence could be used.

```
sfi r3,r1,0 Form twos complement rotm r4,r2,r3 Rotate, then mask
```



# **Rotate and Mask Quadword by Bytes**

#### 

The shift\_count is (0 - the preferred word of RB) modulo 32. If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bytes, filling at the left with x'00' bytes. Otherwise, RT is set to zero.

```
\begin{array}{l} s \leftarrow (0 \text{ - RB}_{27:31}) \ \& \ 0x1F \\ \text{for } b = 0 \text{ to } 15 \\ \qquad \qquad \text{if } b \geq s \text{ then } r^b \leftarrow t^{b-s} \\ \qquad \qquad \text{else } r^b \leftarrow 0x00 \\ \text{end} \\ \text{RT} \leftarrow r \end{array}
```



rotqmbyi



# **Rotate and Mask Quadword by Bytes Immediate**

rt,ra,value


#### 

The shift\_count is (0 - I7) modulo 32. If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bytes, filling at the left with x'00' bytes. Otherwise, all bytes of RT are set to x'00'.

```
\begin{split} s &\leftarrow (0 \text{ - } 17) \& 0x1F \\ \text{for } b &= 0 \text{ to } 15 \\ &\quad \text{if } b \geq s \text{ then } r^b \leftarrow t^{b \text{ - } s} \\ &\quad \text{else } r^b \leftarrow 0x00 \\ \text{end} \\ \text{RT} &\leftarrow r \end{split}
```



# **Rotate and Mask Quadword Bytes from Bit Shift Count**



The shift\_count is (0 minus bits 24 to 28 of RB) modulo 32. If the shift\_count is less than 16, then RT is set to the contents of RA, which is shifted right shift\_count bytes, and filled at the left with x'00' bytes. Otherwise, all bytes of RT are set to x'00'.

```
\begin{split} s &\leftarrow (0 \text{ - RB}_{24:28}) \ \& \ 0x1F \\ \text{for } b &= 0 \text{ to } 15 \\ &\quad \text{if } b \geq s \text{ then } r^b \leftarrow \text{RA}^{b-s} \\ &\quad \text{else } r^b \leftarrow 0x00 \\ \text{end} \end{split}
```

**Synergistic Processor Unit** 

Instruction Set Architecture

# **Rotate and Mask Quadword by Bits**

#### rotqmbi rt,ra,rb RB RA RT 5 6 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

The shift\_count is (0 - the preferred word of RB) modulo 8. RT is set to the contents of RA, shifted right by shift\_count bits, filling at the left with zero bits.

```
s \leftarrow (0 - RB_{29:31}) \& 0x07
for b = 0 to 127
               if b \geq s then r_b \leftarrow t_{b-s}
               else \; r_b \leftarrow 0
end
\mathsf{RT} \leftarrow \mathsf{r}
```



# **Rotate and Mask Quadword by Bits Immediate**

#### 


The shift\_count is (0 - I7) modulo 8. RT is set to the contents of RA, shifted right by shift\_count bits, filling at the left with zero bits.

```
\begin{split} s &\leftarrow (0\text{ - I7}) \& 0x07 \\ \text{for } b &= 0 \text{ to } 127 \\ &\qquad \text{if } b \geq s \text{ then } r_b \leftarrow t_{b-s} \\ &\qquad \text{else } r_b \leftarrow 0 \end{split} end \mathsf{RT} \leftarrow \mathsf{r}
```





# **Rotate and Mask Algebraic Halfword**



For each of eight halfword slots:

- The shift\_count is (0 RB) modulo 32.
- If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bits, replicating bit 0 (of the halfword) at the left.
- Otherwise, all bits of this halfword of RT are set to bit 0 of this halfword of RA.

Note: Each halfword slot has its own independent rotate amount.

```
For j = 0 to 15 by 2 s \leftarrow (0 - RB^{j::2}) \& 0x001F t \leftarrow RA^{j::2} for b = 0 to 15 if b \ge s \text{ then } r_b \leftarrow t_{b-s} else \ r_b \leftarrow t_0 end RT^{j::2} \leftarrow r end
```



# **Rotate and Mask Algebraic Halfword Immediate**

# rotmahi rt,ra,value 0 0 0 0 0 1 1 1 1 1 1 0 I7 RA RT 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

For each of eight halfword slots:

- The shift\_count is (0 I7) modulo 32.
- If the shift\_count is less than 16, then RT is set to the contents of RA shifted right shift\_count bits, replicating bit 0 (of the halfword) at the left.
- Otherwise, all bits of this halfword of RT are set to bit 0 of this halfword of RA.

```
\begin{split} s &\leftarrow (0 \text{ - RepLeftBit(I7,16)}) \;\&\; 0x001F \\ \text{For } j &= 0 \text{ to } 15 \text{ by } 2 \\ &\quad t \leftarrow \text{RA}^{j::2} \\ &\quad \text{for } b &= 0 \text{ to } 15 \\ &\quad \text{if } b &\geq s \text{ then } r_b \leftarrow t_{b-s} \\ &\quad \text{else } r_b \leftarrow t_0 \\ &\quad \text{end} \\ &\quad \text{RT}^{j::2} \leftarrow r \\ \text{end} \end{split}
```



#### **Synergistic Processor Unit**

# **Rotate and Mask Algebraic Word**

#### 

For each of four word slots:

- The shift\_count is (0 RB) modulo 64.
- If the shift\_count is less than 32, then RT is set to the contents of RA shifted right shift\_count bits, replicating bit 0 (of the word) at the left.
- Otherwise, all bits of this word of RT are set to bit 0 of this word of RA.

```
For j = 0 to 15 by 4 s \leftarrow (0 - RB^{j::4}) \& 0x0000003F t \leftarrow RA^{j::4} for b = 0 to 31 if b \ge s then \ r_b \leftarrow t_{b-s} else \ r_b \leftarrow t_0 end RT^{j::4} \leftarrow r end
```



# **Rotate and Mask Algebraic Word Immediate**

#### 

#### For each of four word slots:

- The shift\_count is (0 I7) modulo 64.
- If the shift\_count is less than 32, then RT is set to the contents of RA shifted right shift\_count bits, replicating bit 0 (of the word) at the left.
- Otherwise, all bits of this word of RT are set to bit 0 of this word of RA.

```
\begin{split} s &\leftarrow (0 \text{ - RepLeftBit}(17,32)) \;\&\; 0x0000003F \\ \text{For } j &= 0 \text{ to } 15 \text{ by } 4 \\ &\quad t \leftarrow \text{RA}^{j::4} \\ &\quad \text{for } b = 0 \text{ to } 31 \\ &\quad \text{if } b \geq s \text{ then } r_b \leftarrow t_{b-s} \\ &\quad \text{else } r_b \leftarrow t_0 \\ &\quad \text{end} \\ &\quad \text{RT}^{j::4} \leftarrow r \end{split}
```



## 7. Compare, Branch, and Halt Instructions

This section lists and describes the SPU compare, branch, and halt instructions. For more information on the SPU interrupt facility, see *Section 12* on page 238.

Conditional branch instructions operate by examining a value in a register, rather than by accessing a specialized condition code register. The value is taken from the preferred slot. It is usually set by a compare instruction.

Compare instructions perform a comparison of the values in two registers, or a value in a register and an immediate value. The result is indicated by setting into the target register a result value that is the same width as the register operands. If the comparison condition is met, the value is all one bits; if not, the value is all zero bits.


Logical comparison instructions treat the operands as unsigned integers. Other compare instructions treat the operands as twos complement signed integers.

A set of "Halt" instructions is provided that stops execution when the tested condition is met. These are intended to be used, for example, to check addresses or subscript ranges in situations where failure to meet the condition is regarded as a serious error. The stop that occurs is not precise, so execution can generally not be restarted.

Floating-point compare instructions are listed in *Section 9 Floating-Point Instructions* on page 189 with the other floating-point instructions.



## **Halt If Equal**



The value in the preferred slot of register RA is compared with the value in the preferred slot of register RB. If the values are equal, execution of the program stops at or after the halt.


**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> = RB<sup>0:3</sup> then
Stop after executing zero or more instructions after the halt.
End



## **Halt If Equal Immediate**






The value in the I10 field is extended to 32 bits by replicating the leftmost bit. The result is algebraically compared to the value in the preferred slot of register RA. If the value from register RA is equal to the immediate value, execution of the SPU program stops at or after the halt instruction.

**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> = RepLeftBit(I10,32) then
Stop after executing zero or more instructions after the halt.
End



### **Halt If Greater Than**




The value in the preferred slot of register RA is compared with the value in the preferred slot of register RB. If the value from register RA is greater than the RB value, execution of the SPU program stops at or after the halt instruction.

**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> > RB<sup>0:3</sup> then
Stop after executing zero or more instructions after the halt.
End



## **Halt If Greater Than Immediate**




The value in the I10 field is extended to 32 bits by replicating the leftmost bit. The result is algebraically compared to the value in the preferred slot of register RA. If the value from register RA is greater than the immediate value, execution of the SPU program stops at or after the halt instruction.

**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> > RepLeftBit(I10,32) then
Stop after executing zero or more instructions after the halt.
End



## **Halt If Logically Greater Than**




The value in the preferred slot of register RA is compared with the value in the preferred slot of register RB. If the value from register RA is greater than the value from register RB, execution of the SPU program stops at or after the halt instruction.

**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> ><sup>u</sup> RB<sup>0:3</sup> then
Stop after executing zero or more instructions after the halt.
End



## Halt If Logically Greater Than Immediate




The value in the I10 field is extended to 32 bits by replicating the leftmost bit. The result is logically compared to the value in the preferred slot of register RA. If the value from register RA is logically greater than the immediate value, execution of the SPU program stops at or after the halt instruction.

**Programming Note:** RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.

If RA<sup>0:3</sup> > u RepLeftBit(I10,32) then
Stop after executing zero or more instructions after the halt.
End



## **Compare Equal Byte**



#### For each of 16 byte slots:

- The operand from register RA is compared with the operand from register RB. If the operands are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 8-bit result is placed in register RT.



## **Compare Equal Byte Immediate**


## ceqbi rt,ra,value 0 1 1 1 1 1 0 II0 RA RT ↓

#### For each of 16 byte slots:

- The value in the rightmost 8 bits of the I10 field is compared with the value in register RA. If the two values are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 8-bit result is placed in register RT.



## **Compare Equal Halfword**



#### For each of 8 halfword slots:

- The operand from register RA is compared with the operand from register RB. If the operands are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  If \ RA^{i::2} = RB^{i::2} \ then \\ RT^{i::2} \leftarrow 0xFFFF \\ else \\ RT^{i::2} \leftarrow 0x0000 \\ End
```



## **Compare Equal Halfword Immediate**

#### 


For each of eight halfword slots:

- The value in the I10 field is extended to 16 bits by replicating its leftmost bit and compared with the value in register RA. If the two values are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  
If RAi::2 = RepLeftBit(I10,16) then  
RTi::2 \leftarrow 0xFFFF  
else  
RTi::2 \leftarrow 0x0000  
End
```



## **Compare Equal Word**



#### For each of four word slots:

- The operand from register RA is compared with the operand from register RB. If the operands are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.



## **Compare Equal Word Immediate**

## ceqi rt,ra,value 0 1 1 1 1 0 0 II0 RA RT ↓

For each of four word slots:

- The I10 field is extended to 32 bits by replicating its leftmost bit and comparing it with the value in register RA. If the two values are equal, a result of all one bits (true) is produced. If they are unequal, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.

```
for i = 0 to 15 by 4 


If RA^{i::4} = RepLeftBit(I10,32) then 

RT^{i::4} \leftarrow 0xFFFFFFFF else 

RT^{i::4} \leftarrow 0x00000000
```



## **Compare Greater Than Byte**



#### For each of 16 byte slots:

- The operand from register RA is compared with the operand from register RB. If the operand in register RA is greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 8-bit result is placed in register RT.

```
for i = 0 to 15  
If RA^i > RB^i then  
RT^i \leftarrow 0xFF  
else  
RT^i \leftarrow 0x00  
End
```



## **Compare Greater Than Byte Immediate**


#### 

#### For each of 16 byte slots:

- The value in the rightmost 8 bits of the I10 field is algebraically compared with the value in register RA. If the value in register RA is greater, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 8-bit result is placed in register RT.



## **Compare Greater Than Halfword**



#### For each of 8 halfword slots:

- The operand from register RA is compared with the operand from register RB. If the operand in register RA is greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  
If RA^{i::2} > RB^{i::2} then  
RT^{i::2} \leftarrow 0xFFFF  
else  
RT^{i::2} \leftarrow 0x0000
```



## **Compare Greater Than Halfword Immediate**

#### 


For each of eight halfword slots:

- The value in the I10 field is extended to 16 bits and algebraically compared with the value in register RA. If the value in register RA is greater than the I10 value, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  
If RAi::2 > RepLeftBit(I10,16) then  
RTi::2 \leftarrow 0xFFFF  
else  
RTi::2 \leftarrow 0x0000  
End
```



## **Compare Greater Than Word**



#### For each of four word slots:

- The operand from register RA is compared with the operand from register RB. If the operand in register RA is greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.

```
for i = 0 to 15 by 4  
If RA^{i::4} > RB^{i::4} then  
RT^{i::4} \leftarrow 0xFFFFFFFF else  
RT^{i::4} \leftarrow 0x00000000
```



## **Compare Greater Than Word Immediate**

## cgti rt,ra,value 0 1 0 0 1 1 0 0 II0 RA RT \$\rightarrow{\text{V}} \rightarrow{\text{V}} \rightarrow{\text{V}


#### For each of four word slots:

- The value in the I10 field is extended to 32 bits by sign extension and compared with the value in register RA. If the value in register RA is greater than the I10 value, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.

```
for i = 0 to 15 by 4  
If RAi::4 > RepLeftBit(I10,32) then  
RTi::4 \leftarrow 0xFFFFFFF  
else  
RTi::4 \leftarrow 0x00000000  
End
```



## **Compare Logical Greater Than Byte**



#### For each of 16 byte slots:

- The operand from register RA is logically compared with the operand from register RB. If the operand in register RA is greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 8-bit result is placed in register RT.

```
\begin{aligned} &\text{for } i = 0 \text{ to } 15 \\ &\text{If } RA^i >^u RB^i \text{ then} \\ &\quad RT^i \leftarrow 0 \text{xFF} \\ &\text{else} \\ &\quad RT^i \leftarrow 0 \text{x} 00 \end{aligned}
```

clgtbi





## **Compare Logical Greater Than Byte Immediate**

rt,ra,value

## 0 1 0 1 1 1 1 0 IIO RA RT \$\rightarrow{1}{\pmathrm{1}{2}} \rightarrow{1}{\pmathrm{2}{2}} \rightarrow{1}{\pmathrm{2}{2}} \rightarrow{1}{\pmathrm{2}{2}} \rightarrow{1}{\pmathrm{2}{2}} \rightarrow{2}{\pmathrm{2}{2}} \rightarrow{2}{\pmathrm{2}} \rightarrow{2}{\pmathrm{2}{2}} \rightarrow{2}{\pmathrm{2}{2}} \rightarrow{2}{\pmathrm{2}} \


#### For each of 16 byte slots:

- The value in the rightmost 8 bits of the I10 field is logically compared with the value in register RA. If the value in register RA is greater, a result of all one bits (true) is produced. Otherwise, a result of all zero (false) bits is produced.
- The 8-bit result is placed in register RT.

```
for i = 0 to 15  
If RA^i >^u I10_{2:9} then  
RT^i \leftarrow 0xFF  
else  
RT^i \leftarrow 0x00  
End
```



## **Compare Logical Greater Than Halfword**



For each of eight halfword slots:

- The operand from register RA is logically compared with the operand from register RB. If the operand in register RA is greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  
If RA^{i::2} > {}^{u} RB^{i::2} then  
RT^{i::2} \leftarrow 0xFFFF else  
RT^{i::2} \leftarrow 0x0000 End
```



## **Compare Logical Greater Than Halfword Immediate**

#### 


For each of eight halfword slots:

- The value in the I10 field is extended to 16 bits by replicating the leftmost bit and logically compared with the value in register RA. If the value in register RA is logically greater than the I10 value, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 16-bit result is placed in register RT.

```
for i = 0 to 15 by 2  
If RA<sup>i::2</sup> > u RepLeftBit(I10,16) then  
RT<sup>i::2</sup> \leftarrow 0xFFFF  
else  
RT<sup>i::2</sup> \leftarrow 0x0000  
End
```



## **Compare Logical Greater Than Word**



#### For each of four word slots:

- The operand from register RA is logically compared with the operand from register RB. If the operand in register RA is logically greater than the operand in register RB, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.



## **Compare Logical Greater Than Word Immediate**

# clgti rt,ra,value 0 1 0 1 1 1 0 0 III0 RA RT ↓</td

#### For each of four word slots:

- The value in the I10 field is extended to 32 bits by sign extension and logically compared with the value in register RA. If the value in register RA is logically greater than the I10 value, a result of all one bits (true) is produced. Otherwise, a result of all zero bits (false) is produced.
- The 32-bit result is placed in register RT.

```
for i = 0 to 15 by 4 


If RA^{i::4} > ^{u} RepLeftBit(I10,32) then 

RT^{i::4} \leftarrow 0xFFFFFFFF else 

RT^{i::4} \leftarrow 0x00000000
```



## **Branch Relative**




Execution proceeds with the target instruction. The address of the target instruction is computed by adding the value of the I16 field, extended on the right with two zero bits with the result treated as a signed quantity, to the address of the Branch Relative instruction.

Programming Note: If the value of the I16 field is zero, an infinite one instruction loop is executed.

PC ← (PC + RepLeftBit(I16 || 0b00,32)) & LSLR



## **Branch Absolute**




Execution proceeds with the target instruction. The address of the target instruction is the value of the I16 field, extended on the right with two zero bits and extended on the left with copies of the most-significant bit.

PC ← RepLeftBit(I16 || 0b00,32) & LSLR



## **Branch Relative and Set Link**



Execution proceeds with the target instruction. In addition, a link register is set.

The address of the target instruction is computed by adding the value of the I16 field, extended on the right with two zero bits with the result treated as a signed quantity, to the address of the Branch Relative and Set Link instruction.

The preferred slot of register RT is set to the address of the byte following the Branch Relative and Set Link instruction. The remaining slots of register RT are set to zero.


Programming Note: If the value of the I16 field is zero, an infinite one instruction loop is executed.

RT <sup>0:3</sup>	← (PC + 4) & LSLR
RT <sup>4:15</sup>	← 0
PC	← (PC + RepLeftBit(I16    0b00,32)) & LSLR





## **Branch Absolute and Set Link**



Execution proceeds with the target instruction. In addition, a link register is set.


The address of the target instruction is the value of the I16 field, extended on the right with two zero bits and extended on the left with copies of the most-significant bit.

The preferred slot of register RT is set to the address of the byte following the Branch Absolute and Set Link instruction. The remaining slots of register RT are set to zero.

RT <sup>0:3</sup>	← (PC + 4) & LSLR
RT <sup>4:15</sup>	← 0
PC	← RepLeftBit(I16 II 0b00,32) & LSLR



## **Branch Indirect**




Execution proceeds with the instruction addressed by the preferred slot of register RA. The rightmost 2 bits of the value in register RA are ignored and assumed to be zero. Interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

 $PC \leftarrow RA^{0:3}$  & LSLR & 0xFFFFFFC if (E = 0 and D = 0) interrupt enable status is not modified if (E = 1 and D = 0) enable interrupts at target if (E = 0 and D = 1) disable interrupts at target if (E = 1 and D = 1) reserved



## **Interrupt Return**



Execution proceeds with the instruction addressed by SRR0. RA is considered to be a valid source whose value is ignored. Interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

 $PC \leftarrow SRR0$ if (E = 0 and D = 0) interrupt enable status is not modified if (E = 1 and D = 0) enable interrupts at target if (E = 0 and D = 1) disable interrupts at target if (E = 1 and D = 1) reserved



### **Branch Indirect and Set Link if External Data**

bis	led						r	t,ra	1																						
0	0	1	1	0	1	0	1	0	1	1	/	D	Ε	/	/	/	/				RA							RT			
$\downarrow$	Ţ						•	Ų.						•																	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The external condition is examined. If it is false, execution continues with the next sequential instruction. If the external condition is true, the effective address of the next instruction is taken from the preferred word slot of register RA.

The address of the instruction following the **bisled** instruction is placed into the preferred word slot of register RT; the remainder of register RT is set to zero.


If the branch is taken, interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
\begin{array}{l} u \leftarrow LSLR \ \& \ (PC+4) \\ t \leftarrow RA^{0:3} \ \& \ LSLR \ \& \ 0xFFFFFFC \\ RT^{0:3} \leftarrow u \\ RT^{4:15} \leftarrow 0 \\ \\ if \ (external \ event) \ then \\ PC \leftarrow t \\ if \ (E=0 \ and \ D=0) \ interrupt \ enable \ status \ is \ not \ modified \\ if \ (E=1 \ and \ D=0) \ enable \ interrupts \ at \ target \\ if \ (E=0 \ and \ D=1) \ disable \ interrupts \ at \ target \\ if \ (E=1 \ and \ D=1) \ reserved \\ else \\ PC \leftarrow u \\ end \end{array}
```





## **Branch Indirect and Set Link**



The effective address of the next instruction is taken from the preferred word slot of register RA, with the rightmost 2 bits assumed to be zero. The address of the instruction following the **bisl** instruction is placed into the preferred word slot of register RT. The remainder of register RT is set to zero. Interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
t \leftarrow RA^{0:3} \& LSLR \& 0xFFFFFFC
u \leftarrow LSLR \& (PC + 4)
RT^{0:3} \leftarrow u
RT^{4:15} \leftarrow 0x00
PC \leftarrow t
if (E = 0 and D = 0) interrupt enable status is not modified if (E = 1 and D = 0) enable interrupts at target if (E = 0 and D = 1) disable interrupts at target if (E = 1 and D = 1) reserved
```



## **Branch If Not Zero Word**


#### 

Examine the preferred slot; if not zero, proceed with the branch target. Otherwise, proceed with the next instruction.

```
If RT^{0:3} \neq 0 then PC \leftarrow (PC + RepLeftBit(I16 II 0b00)) & LSLR & 0xFFFFFFC else PC \leftarrow (PC+4) & LSLR End
```



## **Branch If Zero Word**




Examine the preferred slot. If it is zero, proceed with the branch target. Otherwise, proceed with the next instruction.

```
If RT^{0:3} = 0 then PC \leftarrow (PC + RepLeftBit(I16 II 0b00)) & LSLR & 0xFFFFFFC else PC \leftarrow (PC + 4) & LSLR End
```



## **Branch If Not Zero Halfword**




Examine the preferred slot. If the rightmost halfword is not zero, proceed with the branch target. Otherwise, proceed with the next instruction.

```
If RT<sup>2:3</sup> \neq 0 then PC \leftarrow (PC + RepLeftBit(I16 II 0b00)) & LSLR & 0xFFFFFFC else PC \leftarrow (PC + 4) & LSLR End
```

## **Branch If Zero Halfword**






Examine the preferred slot. If the rightmost halfword is zero, proceed with the branch target. Otherwise, proceed with the next instruction.

```
If RT<sup>2:3</sup> = 0 then PC \leftarrow (PC + RepLeftBit(I16 |I 0b00)) \& LSLR \& 0xFFFFFFC else PC \leftarrow (PC + 4) \& LSLR End
```



### **Branch Indirect If Zero**




If the preferred slot of register RT is not zero, execution proceeds with the next sequential instruction. Otherwise, execution proceeds at the address in the preferred slot of register RA, treating the rightmost 2 bits as zero. If the branch is taken, interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
t \leftarrow RA^{0:3} \& LSLR \& 0xFFFFFFC
u \leftarrow LSLR \& (PC + 4)
If RT^{0:3} = 0 then
PC \leftarrow t \& LSLR \& 0xFFFF FFFC
if (E = 0 \text{ and } D = 0) \text{ interrupt enable status is not modified}
if (E = 1 \text{ and } D = 0) \text{ enable interrupts at target}
if (E = 0 \text{ and } D = 1) \text{ disable interrupts at target}
if (E = 1 \text{ and } D = 1) \text{ reserved}
else
PC \leftarrow u
End
```





### **Branch Indirect If Not Zero**



If the preferred slot of register RT is zero, execution proceeds with the next sequential instruction. Otherwise, execution proceeds at the address in the preferred slot of register RA, treating the rightmost 2 bits as zero. If the branch is taken, interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
\begin{split} t &\leftarrow \text{RA}^{0:3} \& \text{LSLR} \& \text{0xFFFFFFC} \\ u &\leftarrow \text{LSLR} \& \text{(PC + 4)} \end{split}
If \ \text{RT}^{0:3} \overset{!=}{=} 0 \text{ then} \\ \text{PC} &\leftarrow \text{t} \& \text{LSLR} \& \text{0xFFFFFFC} \\ \text{if } (E = 0 \text{ and } D = 0) \text{ interrupt enable status is not modified} \\ \text{if } (E = 1 \text{ and } D = 0) \text{ enable interrupts at target} \\ \text{if } (E = 0 \text{ and } D = 1) \text{ disable interrupts at target} \\ \text{if } (E = 1 \text{ and } D = 1) \text{ reserved} \end{split}
else
\text{PC} &\leftarrow \text{u}
```



### **Branch Indirect If Zero Halfword**


bi	hz							r	t,ra																							
O		0	1	0	0	1	0	1	0	1	0	/	D	Ε	/	/	/	/				RA							RT			
	,	$\downarrow$						<b>—</b>	Ţ						•																	
C		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

If the rightmost halfword of the preferred slot of register RT is not zero, execution proceeds with the next sequential instruction. Otherwise, execution proceeds at the address in the preferred slot of register RA, treating the rightmost 2 bits as zero. If the branch is taken, interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
t \leftarrow \mathsf{RA}^{0:3} \& \mathsf{LSLR} \& \mathsf{0xFFFFFFC} u \leftarrow \mathsf{LSLR} \& (\mathsf{PC} + 4) If \mathsf{RT}^{2:3} = 0 then do \mathsf{PC} \leftarrow \mathsf{t} \& \mathsf{LSLR} \& \mathsf{0xFFFFFFC} if (\mathsf{E} = 0 \text{ and } \mathsf{D} = 0) interrupt enable status is not modified if (\mathsf{E} = 1 \text{ and } \mathsf{D} = 0) enable interrupts at target if (\mathsf{E} = 0 \text{ and } \mathsf{D} = 1) disable interrupts at target if (\mathsf{E} = 1 \text{ and } \mathsf{D} = 1) reserved else \mathsf{PC} \leftarrow \mathsf{u} End
```



### **Branch Indirect If Not Zero Halfword**



If the rightmost halfword of the preferred slot of register RT is zero, execution proceeds with the next sequential instruction. Otherwise, execution proceeds at the address in the preferred slot of register RA, treating the rightmost 2 bits as zero. If the branch is taken, interrupts can be enabled or disabled with the E or D feature bits (see *Section 12 SPU Interrupt Facility* on page 238).

```
\begin{split} t &\leftarrow \mathsf{RA}^{0:3} \ \& \ \mathsf{LSLR} \ \& \ \mathsf{0xFFFFFFC} \\ u &\leftarrow \mathsf{LSLR} \ \& \ \mathsf{(PC+4)} \end{split} If \mathsf{RT}^{2:3} \stackrel{!}{=} 0 then \mathsf{PC} \leftarrow \mathsf{t} \ \& \ \mathsf{LSLR} \ \& \ \mathsf{0xFFFFFFC} \\ \text{if } (\mathsf{E} = 0 \ \mathsf{and} \ \mathsf{D} = 0) \ \mathsf{interrupt} \ \mathsf{enable} \ \mathsf{status} \ \mathsf{is} \ \mathsf{not} \ \mathsf{modified} \\ \text{if } (\mathsf{E} = 1 \ \mathsf{and} \ \mathsf{D} = 0) \ \mathsf{enable} \ \mathsf{interrupts} \ \mathsf{at} \ \mathsf{target} \\ \text{if } (\mathsf{E} = 0 \ \mathsf{and} \ \mathsf{D} = 1) \ \mathsf{disable} \ \mathsf{interrupts} \ \mathsf{at} \ \mathsf{target} \\ \text{if } (\mathsf{E} = 1 \ \mathsf{and} \ \mathsf{D} = 1) \ \mathsf{reserved} \end{split} \mathsf{else} \mathsf{PC} \leftarrow \mathsf{u} \mathsf{End}
```



### 8. Hint-for-Branch Instructions

This section lists and describes the SPU hint-for-branch instructions.

These instructions have no semantics. They provide a hint to the implementation about a future branch instruction, with the intention that the information be used to improve performance by either prefetching the branch target or by other means.


Each of the hint-for-branch instructions specifies the address of a branch instruction and the address of the expected branch target address. If the expectation is that the branch is not taken, the target address is the address of the instruction following the branch.

The instructions in this section use the variables brinst and brtarg, which are defined as follows:

- **brinst** = r0
- **brtarg** = 116



## **Hint for Branch (r-form)**




The address of the branch target is given by the contents of the preferred slot of register RA. The RO field gives the signed word offset from the **hbr** instruction to the branch instruction. If the P feature bit is set, the instruction ignores the value of RA and instead allows an inline prefetch to occur. When the P feature bit is set, the RO field, formed by concatenating ROH (high) and ROL (low), must be set to zero.

branch target address ← RA<sup>0:3</sup> & LSLR & 0xFFFFFFC
branch instruction address ← (RepLeftBit(ROH || ROL || 0b00,32) + PC) & LSLR



## Hint for Branch (a-form)

# hbra brinst,brtarg



The address of the branch target is specified by an address in the I16 field. The value has 2 bits of zero appended on the right before it is used.

The RO field, formed by concatenating ROH (high) and ROL (low), gives the signed word offset from the **hbra** instruction to the branch instruction.


branch target address  $\leftarrow$  RepLeftBit(I16 || 0b00,32) & LSLR branch instruction address  $\leftarrow$  (RepLeftBit(ROH || ROL || 0b00,32) + PC) & LSLR



hbrr



### **Hint for Branch Relative**



The address of the branch target is specified by a word offset given in the I16 field. The signed I16 field is added to the address of the **hbrr** instruction to determine the absolute address of the branch target.

The RO field, formed by concatenating ROH (high) and ROL (low), gives the signed word offset from the **hbrr** instruction to the branch instruction.

branch target address  $\leftarrow$  (RepLeftBit(I16 || 0b00,32) + PC) & LSLR branch instruction address  $\leftarrow$  (RepLeftBit(ROH || ROL || 0b00,32) + PC) & LSLR

brinst, brtarg



### 9. Floating-Point Instructions

This section lists and describes the SPU floating-point instructions. This section also describe the differences between SPU floating point and IEEE standard floating point.

Although the single-precision, floating-point instructions do not calculate results compliant with *IEEE Standard 754*, the data formats for single-precision and double-precision floating-point instructions that are used in the SPU are those defined by *IEEE Standard 754*.

### 9.1 Single Precision (Extended-Range Mode)

For single-precision operations, the range of normalized numbers is extended. However, the full standard is not implemented. The range of nonzero numbers that can be represented and operated on in the SPU is between the minimum and maximum listed in *Table 9-1*.

Table 9-1. Single-Precision (Extended-Range Mode) Minimum and Maximum Values

Number Format	Minimum (Smin)	Maximum (Smax)
Binary	(001)([1.]000 000)	(255)([1.]111 111)
Decimal	1 x 2 <sup>-126</sup>	(2 - 2 <sup>-23</sup> ) x 2 <sup>128</sup>
	1.2 x 10 <sup>-38</sup>	6.8 x 10 <sup>38</sup>

#### Zero has two representations:

- For a positive zero, all bits are zero; that is, the sign, exponent, and fraction are zero.
- For a negative zero, the sign is one; the exponent and fraction are zero.

As inputs, both kinds of zero are supported; however, a zero result is always a positive zero.

### For single-precision operations:

- Not a Number (NaN) is not supported as an operand, and is not produced as a result.
- Infinity (Inf) is not supported. An operation that produces a magnitude greater than the largest number representable in the target floating-point format instead produces a number with the appropriate sign, the largest biased exponent, and a magnitude of all (binary) ones. It is important to note that the representation of Inf, which is used on the power processor unit (PPU) and conforms to the IEEE standard, is interpreted by the SPU as a number that is smaller than the largest number used on the SPU.
- Denorms are not supported, and are treated as zero. Thus, an operation that would generate a denorm under IEEE rules instead generates a +0. If a denorm is used as an operand, it is treated as a zero.
- The only supported rounding mode is truncation (toward zero).

Exceptions for single-precision extended-range arithmetic include the following:

- For extended-range arithmetic, four kinds of exception conditions are tested: overflow, underflow, divideby-zero, and IEEE noncompliant result.
- · Overflow (OVF)

An overflow exception occurs when the magnitude of the result before rounding is bigger than the largest positive representable number, Smax. If the operation in slice k produces an overflow, the OVF flag for slice k in the Floating-Point Status and Control Register (FPSCR) is set, and the result is saturated to Smax with the appropriate sign.



#### Underflow (UNF)

An underflow exception occurs when the magnitude of the result before rounding is smaller than the smallest positive representable number, Smin. If the operation in slice k produces an underflow, the UNF flag for slice k in the FPSCR is set, and the result is saturated to  $\pm 0$ .

#### • Divide-by-Zero (DBZ)

A divide-by-zero exception occurs when the input of an estimate instruction has a zero exponent. If the operation in slice k produces a divide-by-zero exception, the DBZ flag for slice k in the FPSCR is set.

#### • IEEE noncompliant result (DIFF)

A different-from-IEEE exception indicates that the nonzero result produced with extended-range arithmetic could be different from the IEEE result. This occurs when one of the following conditions exists:

- Any of the inputs or the result has a maximal exponent (IEEE arithmetic treats such an operand as NaN or Infinity; extended-range arithmetic treats them as normalized values.)
- Any of the inputs has a zero exponent and a nonzero fraction (IEEE arithmetic treats such an operand as a denormal number; extended-range arithmetic treats them as a zero.)
- An underflow occurs; that is, the result before rounding is different from zero and the result after rounding is zero.

If this happens for the operation in slice k, the DIFF flag for slice k in the FPSCR is set.

These exceptions can only be set by extended-range floating-point instructions. *Table 9-2* lists the instructions for which exceptions can be set.

Table 9-2. Instructions and Exception Settings

Instruction	Set OVF	Set UNF	Set DBZ	Set DIFF
fa, fs, fm, fma, fms, fnms, fi	Yes	Yes	No	Yes
frest, frsqest	No	No	Yes	No
csflt, cuflt	Yes	Yes	No	Yes
cflts, cfltu, fceq, fcneq, fcgt, fcmgt	No	No	No	No

#### 9.2 Double Precision

For double precision, normal IEEE semantics and definitions apply. The range of the nonzero numbers supported by this format is between the minimum and the maximum listed in *Table 9-3*.

Table 9-3. Double-Precision (IEEE Mode) Minimum and Maximum Values

Number Format	Minimum (Dmin) Denormalized	Maximum (Dmax) Normalized		
Binary	(0001)([0.]000001)	(2046)([1.]111111)		
Decimal	2 <sup>-52</sup> x 2 <sup>-1022</sup>	(2 - 2 <sup>-52</sup> ) x 2 <sup>1024</sup>		
Decimal	4.9 x10 <sup>-324</sup>	1.8 x 10 <sup>308</sup>		

For double-precision operations:

- Only a subset of the operations required by the IEEE standard is supported in hardware.
- All four rounding modes are supported. The field RN in the FPSCR specifies the current rounding mode.
- The IEEE exceptions are detected and accumulated in the FPSCR. Trapping is not supported.



- The IEEE standard recognizes two kind of NaNs. These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored. If the high-order bit of the fraction field is '0', then the NaN is a Signaling NaN (SNaN); otherwise, it is a Quiet NaN (QNaN). When a QNaN is the result of a floating-point operation, the result is always the default QNaN. That is, the high-order bit of the fraction field is '1', all the other bits of the fraction field are zero, and the sign bit is zero.
- The IEEE standard and the PowerPC Architecture have very strict rules on the propagation of NaNs, which are not implemented in this architecture. Thus, whenever a QNaN result is due to propagating an input QNaN or SNaN, the NAN flag in the FPSCR is set in order to signal a possibly noncompliant result.
- Denorms are only supported as results. A denormal operand is treated as zero (this also applies to the setting of the IEEE flags); the sign of the operand is preserved. Whenever a denormal operand is forced to zero, the DENORM flag in the FPSCR is set in order to signal a possibly noncompliant result.

### 9.2.1 Conversions Between Single and Double-Precision Format

There are two types of conversions: one rounding a double-precision number to a single-precision number, the other extending a single-precision number to a double-precision number. Both operations comply with the IEEE standard, except for the handling of denormal inputs, which are forced to zero. Thus, for these two operations, NaNs, infinities, and denormal results are supported in double as well as in single precision. The range of nonzero IEEE single-precision numbers is between the minimum and the maximum listed in *Table 9-4*.

Table 9-4. Single-Precision (IEEE Mode) Minimum and Maximum Values

Number Format	Minimum (Smin) Denormalized	Maximum (Smas) Normalized
Binary	(001)([0.]000 001)	(254)([1.]111 111)
Desimal	2 <sup>-23</sup> x 2 <sup>-126</sup>	(2 - 2 <sup>-23</sup> ) x 2 <sup>127</sup>
Decimal	1.4 x 10 <sup>-45</sup>	3.4 x 10 <sup>38</sup>

#### 9.2.2 Exception Conditions

This architecture only supports nontrap exception handling; that is, exception conditions are detected and reported in the appropriate fields of the FPSCR. These flags are sticky; once set, they remain set until they are cleared by an FPSCR-write instruction. These exception flags are not set by the single-precision operations executed in the extended range. Since the double-precision operations are 2-way SIMD, there are two sets of these flags.

#### Inexact Result (INX)

An inexact result is detected when the delivered result value differs from what would have been computed if both the exponent range and precision were unbounded.

#### Overflow (OVF)

An overflow occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.



#### Underflow (UNF)

For nontrap exception handling, the IEEE 754 standard defines the underflow as the following:

```
UNF = tiny AND loss_of_accuracy
```

Where there are two definitions each for tiny and loss of accuracy, and the implementation is free to choose any of the four combinations. This architecture implements *tiny-before-rounding* and *inexact result (INX)*, thus:

```
UNF = tiny_before_rounding AND inexact_result
```

**Note:** Tiny before rounding is detected when a nonzero result value, computed as though the exponent range were unbounded, would be less in magnitude than the smallest normalized number.

#### Invalid Operation (INV)

An invalid operation exception occurs whenever an operand is invalid for the specified operation. For operations implemented in hardware, the following operations give rise to an invalid operation exception condition:

- Any floating-point operation on a signaling NaN (SNaN)
- For add, subtract, and fused multiply add operations on magnitude subtraction of infinities; that is, infinity - infinity
- · Multiplication of infinity by zero.

Note: Denormal inputs are treated as zeros.

#### Not Propagated NAN (NAN)

The IEEE standard and the PowerPC Architecture require special handling of input NaNs, but SPU implementations can deliver the default QNaN as a result of double-precision operations. When at least one of the inputs is a NaN, the resulting QNaN can differ from the result delivered by a fully PowerPC-compliant design. This is flagged in the NAN field.

### Denormal Input Forced to Zero (DENORM)

SPU implementations can force certain double-precision denormal operands to zeros before the processing of double-precision operations. If an implementation forces these operands to zeros, the zero will preserve the sign of the original denormal value. When a denormal input is forced to zero, the DENORM exception flag is set in the FPSCR to signal that the result could differ from an IEEE-compliant result.

**Programming Note:** Applications that require IEEE-compliant double-precision results can use the NAN and DENORM flags in the FPSCR to detect noncompliant results. This allows the code to be re-executed in a less efficient but compliant manner. Both flags are sticky, so large blocks of code can be guarded, minimizing the overhead of the code checking. For example,

On SPUs within CBEA-compliant processors, the SPU can stop and signal the PPE to request that the PPE perform the calculation and then restart the SPU.



Table 9-5 lists the instructions for which exceptions can be set.

Table 9-5. Instructions and Exception Settings

Instruction	Set OVF	Set UNF	Set INX	Set INV	Set NAN	Set DENORM
dfa, dfs, dfm, dfma, dfms, dfnms, dfnma	Yes	Yes	Yes	Yes	Yes	Yes
fesd	No	No	No	Yes	Yes	Yes
frds	Yes	Yes	Yes	Yes	Yes	Yes

### 9.3 Floating-Point Status and Control Register (FPSCR)

The Floating-Point Status and Control Register (FPSCR) records the status resulting from the floating-point operations and controls the rounding mode for double-precision operations. The FPSCR is read by the Floating-Point Status and Control Register Read instruction (**fscrrd**) and written with the FPSCR-write instruction (**fscrwr**). Bits [22:23] are control bits; the remaining bits are either status bits or unused. All the status bits in the FPSCR are sticky. That is, once set, the sticky bits remain set until they are cleared by an **fscrwr** instruction.

The format of the FPSCR is as follows.


Bits	Description						
0:21	Unused						
22:23	Rounding mode RN  00 Round to nearest even  01 Round towards zero (truncate)  10 Round towards +infinity  11 Round towards -infinity						
24:28	Unused						
29:31	Single-precision exception flags for slice 0  29 Overflow (OVF)  30 Underflow (UNF)  31 Nonzero result produced with extended-range arithmetic could be different from the IEEE compliant result (DIFF)						
32:49	Unused						
50:55	IEEE exception flags for slice 0 of the 2-way SIMD double-precision operations  Overflow (OVF)  Underflow (UNF)  Inexact result (INX)  Invalid operation (INV)  Possibly noncompliant result due to QNaN propagation (NAN)  Possibly noncompliant result due to denormal operand (DENORM)						
56:60	Unused						
61:63	Single-precision exception flags for slice 1 (OVF, UNF, DIFF)						
64:81	Unused						
82:87	IEEE exception flags for slice 1 of the 2-way SIMD double-precision operations (OVF, UNF, INX, INV, NAN, DENORM)						
88:92	Unused						
93:95	Single-precision exception flags for slice 2 (OVF, UNF, DIFF)						



Bits	Description				
96:115	Unused				
116:119	Single-precision divide-by-zero flags for each of the four slices  116 DBZ for slice 0  117 DBZ for slice 1  118 DBZ for slice 2  119 DBZ for slice 3				
120:124	Unused				
125:127	Single-precision exception flags for slice 3 (OVF, UNF, DIFF)				



# **Floating Add**




For each of the four word slots:

- The operand from register RA is added to the operand from register RB.
- The result is placed in register RT.

If the magnitude of the result is greater than Smax, then Smax (with the correct sign) is produced as the result. If the magnitude of the result is less than Smin, then zero is produced.

# **Double Floating Add**




For each of two doubleword slots:

- The operand from register RA is added to the operand from register RB.
- The result is placed in register RT.




# **Floating Subtract**



- The operand from register RB is subtracted from the operand from register RA.
- The result is placed in register RT.
- If the magnitude of the result is greater than Smax, then Smax (with the correct sign) is produced as the result. If the magnitude of the result is less than Smin, then zero is produced.



# **Double Floating Subtract**




For each of two doubleword slots:

- The operand from register RB is subtracted from the operand from register RA.
- The result is placed in register RT.




# **Floating Multiply**



- The operand from register RA is multiplied by the operand from register RB.
- The result is placed in register RT.
- If the magnitude of the result is greater than Smax, then Smax (with the correct sign) is produced. If the magnitude of the result is less than Smin, then zero is produced.



# **Double Floating Multiply**




For each of two doubleword slots:

- The operand from register RA is multiplied by the operand from register RB.
- The result is placed in register RT.




# Floating Multiply and Add



- The operand from register RA is multiplied by the operand from register RB and added to the operand from register RC. The multiplication is exact and not subject to limits on its range.
- The result is placed in register RT.
- If the magnitude of the result of the addition is greater than Smax, then Smax (with the correct sign) is produced. If the magnitude of the result is less than Smin, then zero is produced.



# **Double Floating Multiply and Add**




For each of two doubleword slots:

- The operand from register RA is multiplied by the operand from register RB and added to the operand from register RT. The multiplication is exact and not subject to limits on its range.
- The result is placed in register RT.




# **Floating Negative Multiply and Subtract**



- The operand from register RA is multiplied by the operand from register RB, and the product is subtracted from the operand from register RC. The result of the multiplication is exact and not subject to limits on its range.
- The result is placed in register RT.
- If the magnitude of the result of the subtraction is greater than Smax, then Smax (with the correct sign) is produced. If the magnitude of the result of the subtraction is less than Smin, then zero is produced.



# **Double Floating Negative Multiply and Subtract**




For each of two doubleword slots:

- The operand from register RA is multiplied by the operand from register RB. The operand from register RT is subtracted from the product. The result, which is placed in register RT, is usually obtained by negating the rounded result of this multiply subtract operation. There is one exception: If the result is a QNaN, the sign bit of the result is zero.
- This instruction produces the same result as would be obtained by using the Double Floating Multiply and Subtract instruction and then negates any result that is not a NaN.
- The multiplication is exact and not subject to limits on its range.



## **Floating Multiply and Subtract**




- The operand from register RA is multiplied by the operand from register RB. The result of the multiplication is exact and not subject to limits on its range. The operand from register RC is subtracted from the product.
- The result is placed in register RT.
- If the magnitude of the result of the subtraction is greater than Smax, then Smax (with the correct sign) is produced. If the magnitude of the result of the subtraction is less than Smin, then zero is produced.





# **Double Floating Multiply and Subtract**




For each of two doubleword slots:

- The operand from register RA is multiplied by the operand from register RB. The multiplication is exact and not subject to limits on its range. The operand from register RT is subtracted from the product.
- The result is placed in register RT.



# **Double Floating Negative Multiply and Add**




For each of two doubleword slots:

- The operand from register RA is multiplied by the operand from register RB and added to the operand from register RT. The multiplication is exact and not subject to limits on its range. The result, which is placed in register RT, is usually obtained by negating the rounded result of this multiply add operation. There is one exception: If the result is a QNaN, the sign bit of the result is 0.
- This instruction produces the same result as would be obtained by using the Double Floating Multiply and Add instruction and then negating any result that is not a NaN.




## **Floating Reciprocal Estimate**



For each of the four word slots:

• The operand in register RA is used to compute a base and a step for estimating the reciprocal of the operand. The result, in the form shown below, is placed in register RT. S is the sign bit of the base result.



- The base result is expressed as a floating-point number with 13 bits in the fraction, rather than the usual 23 bits. The remaining 10 bits of the fraction are used to encode the magnitude of the step as a 10-bit denormal fraction; the exponent is that of the base.
- The step fraction differs from the base fraction (and any normalized IEEE fraction) in that there is a '0' in front of the binary point and three additional bits of '0' between the binary point and the fraction. The represented numbers are as follows:

Base	S 1.BaseFraction x 2 <sup>BiasedExponent - 127</sup>
Step	0.000 StepFraction x 2 <sup>BiasedExponent - 127</sup>

- Let x be the initial value in register RA. The result placed in RT, which is interpreted as a regular IEEE number, provides an estimate of the reciprocal of a nonzero x.
- If the operand in register RA has a zero exponent, a divide-by-zero exception is flagged.

**Programming Note:** The result returned by this instruction is intended as an operand for the Floating Interpolate instruction.

The quality of the estimate produced by the Floating Reciprocal Estimate instruction is sufficient to produce a result within 1 ulp of the IEEE single-precision reciprocal after interpolation and a single step of Newton-Raphson. Consider this code sequence:

```
FREST y0,x // table-lookup

FI y1,x,y0 // interpolation

FNMS t1,x,y1,0NE // t1 = -(x * y1 - 1.0)

FMA y2,t1,y1,y1 // y2 = t1 * y1 + y1
```

Three ranges of input must be described separately:

Zeros 1/0 is defined to give the maximum SPU single-precision extended-range floating point (sfp) number:

$$y2 = x'7FFF FFFF' (1.999 \times 2^{128})$$



Big If  $|x| \ge 2^{126}$ , then 1/x underflows to zero,  $y^2 = 0$ .

**Note:** This underflows for one value of x that IEEE single-precision reciprocal would not. If this is a concern, the following code sequence produces the IEEE answer:

maxnounderflow=0x7e800000
min=0x00800000
msb=0x80000000
FCMEQ selmask,x,maxnounderflow
AND s1,x,msb
OR smin,s1,min
SELB y3,selmask,y2,smin

Normal

1/x = Y where x \* Y < 1.0 and  $x * INC(Y) \ge 1.0$ .


INC(y) gives the sfp number with the same sign as y and next larger magnitude.

The absolute error bound is:

 $| Y - y2 | \le 1$  ulp (either y2 = Y, or INC(y2) = Y)




### Floating Reciprocal Absolute Square Root Estimate



For each of the four word slots:

• The operand in register RA is used to compute a base and step for estimating the reciprocal of the square root of the absolute value of the operand. The result is placed in register RT. The sign bit (S) will be zero.



- Let x be the initial value of register RA. The result placed in register RT, interpreted as a regular IEEE number, provides an estimate of the reciprocal square root of abs(x).
- If the operand in register RA has a zero exponent, a divide-by-zero exception is flagged.

**Programming Note:** The result returned by this instruction is intended as an operand for the Floating Interpolate instruction.

The quality of the estimate produced by the Floating Reciprocal Absolute Square Root Estimate instruction is sufficient to produce an IEEE single-precision reciprocal after interpolation and a single step of Newton-Raphson. Consider the following code sequence:

```
mask=0x7fffffff
half=0.5
one=1.0
FRSQEST y0,x
                    // table-lookup
                    // ax=ABS(x)
AND
        ax,x,mask
FΙ
       y1,ax,y0
                    // interpolation
FΜ
                    // t1= ax * y1
       t1,ax,y1
FΜ
       t2,y1,HALF
                   // t2= y1 * 0.5
       t1,t1,y1,ONE // t1= -(t1 * y1 - 1.0)
FNMS
FMA
       y2,t1,t2,y1 // y2=t1*t2+y1
```

Three ranges of input must be described separately:

```
Zeros, where: x fraction \leq 0x000ff53c then y2 = 0x7ffffffff (1.999 x 2^{128})
```

Zeros where: x fraction > 0x000ff53c,  $y2 \ge 0x7fc00000$ 

The following sequence could be used to correct the answer:

```
zero=0.0
mask=0x7fffffff
FCMEQ z,x,zero
AND zmask,z,mask
OR y3,zmask,y2
```






Normal

1/sqrt(x) = Y where x \* Y<sup>2</sup> < 1.0 and x \* INC(Y)<sup>2</sup>  $\geq$  1.0 INC(y) gives the sfp number with the same sign as y and next larger magnitude. The absolute error bound is:

$$| Y - y2 | \le 1$$
 ulp (0 and  $\pm 1$  are all possible)



## Floating Interpolate



For each of the four word slots:

- The operand in register RB is disassembled to produce a floating-point base and step according to the format described in *Floating Reciprocal Estimate* on page 208; that is, a sign, biased exponent, base fraction, and step fraction.
- Bits 13 to 31 of register RA are taken to represent a fraction, Y, whose binary point is to the left of bit 13; that is, Y ← 0.RA<sub>13:31</sub>.


The result is computed by the following:

$$RT \leftarrow (-1)^S * (1.BaseFraction - 0.000StepFraction * Y) * 2^{(BiasedExponent - 127)}$$
.

**Programming Note:** If the operand in register RB is the result of an **frest** or **frsqest** instruction with the operand from register RA, then the result of the **fi** instruction placed in register RT provides a more accurate estimation.




## **Convert Signed Integer to Floating**



- The signed 32-bit integer value in register RA is converted to an extended-range, single-precision, floating-point value.
- The result is divided by 2<sup>scale</sup> and placed in register RT. The factor scale is an 8-bit unsigned integer provided by 155 minus the unsigned value from the I8 field. If the value scale is not in the range of 0 to 127, the result of the operation is undefined.
- The scale factor describes the number of bit positions between the binary point of the magnitude and the right end of register RA. A scale factor of zero means that the register RA value is an unscaled integer.




# **Convert Floating to Signed Integer**



- The extended-range, single-precision, floating-point value in register RA is multiplied by 2<sup>scale</sup>. The factor scale is an 8-bit unsigned integer provided by 173 minus the unsigned value from the I8 field. If the value scale is not in the range of 0 to 127, the result of the operation is undefined.
- The product is converted to a signed 32-bit integer. If the intermediate result is greater than (2<sup>31</sup> 1), it saturates to (2<sup>31</sup> 1); if it is less than -2<sup>31</sup>, it saturates to -2<sup>31</sup>. The resulting signed integer is placed in register RT.
- The scale factor is the location of the binary point of the result, expressed as the number of bit positions from the right end of the register RT. A scale factor of zero means that the value in register RT is an unscaled integer.




## **Convert Unsigned Integer to Floating**



- The unsigned 32-bit integer value in register RA is converted to an extended-range, single-precision, floating-point value.
- The result is divided by 2<sup>scale</sup> and placed in register RT. The factor scale is an 8-bit unsigned integer provided by 155 minus the unsigned value from the I8 field. If the value scale is not in the range of 0 to 127, the result of the operation is undefined.
- The scale factor describes the number of bit positions between the binary point of the magnitude and the right end of register RA. A scale factor of zero means that the register RA value is an unscaled integer.




# **Convert Floating to Unsigned Integer**



- The extended-range, single-precision, floating-point value in register RA is multiplied by 2<sup>scale</sup>. The factor scale is an 8-bit unsigned integer provided by 173 minus the unsigned value from the I8 field. If the value scale is not in the range of 0 to 127, the result of the operation is undefined.
- The product is converted to an unsigned 32-bit integer. If the intermediate result is greater than (2<sup>32</sup> 1) it saturates to (2<sup>32</sup> 1). If the product is negative, it saturates to zero. The resulting unsigned integer is placed in register RT.
- The scale factor is the location of the binary point of the result, expressed as the number of bit positions
  from the right end of the register RT. A scale factor of zero means that the value in RT is an unscaled integer.



## **Floating Round Double to Single**




For each of the two doubleword slots:

- The double-precision value in register RA is rounded to a single-precision, floating-point value and placed in the left word slot. Zeros are placed in the right word slot.
- The rounding is performed in accordance with the rounding mode specified in the Floating-Point Status Register. Double-precision exceptions are detected and accumulated in the FPU Status Register.





## Floating Extend Single to Double




For each of the two doubleword slots:

- The single-precision value in the left slot of register RA is converted to a double-precision, floating-point value and placed in register RT. The contents of the right word slot are ignored.
- Double-precision exceptions are detected and accumulated in the FPU Status Register.



### **Floating Compare Equal**




- The floating-point value from register RA is compared with the floating-point value from register RB. If the values are equal, a result of all ones (true) is produced in register RT. Otherwise, a result of zero (false) is produced in register RT. Two zeros always compare equal independent of their fractions and signs.
- This instruction is always executed in extended-range mode, and ignores the setting of the mode bit.






## **Floating Compare Magnitude Equal**



- The absolute value of the floating-point number in register RA is compared with the absolute value of the floating-point number in register RB. If the absolute values are equal, a result of all ones (true) is produced in register RT. Otherwise, a result of zero (false) is produced in register RT. Two zeros always compare equal independent of their fractions and signs.
- This instruction is always executed in extended-range mode, and ignores the setting of the mode bit.



## **Floating Compare Greater Than**




- The floating-point value in register RA is compared with the floating-point value in register RB. If the value in RA is greater than the value in RB, a result of all ones (true) is produced in register RT. Otherwise, a result of zero (false) is produced in register RT. Two zeros never compare greater than independent of their sign bits and fractions.
- This instruction is always executed in extended-range mode, and ignores the setting of the mode bit.






## **Floating Compare Magnitude Greater Than**



- The absolute value of the floating-point number in register RA is compared with the absolute value of the floating-point number in register RB. If the absolute value of the value from register RA is greater than the absolute value of the value from register RB, a result of all ones (true) is produced in register RT. Otherwise, a result of zero (false) is produced in register RT. Two zeros never compare greater than, independent of their fractions and signs.
- This instruction is always executed in extended-range mode, and ignores the setting of the mode bit.




## Floating-Point Status and Control Register Write



The 128-bit value of register RA is written into the Floating-Point Status and Control Register (FPSCR). The value of the unused bits in the FPSCR is undefined. RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.



## Floating-Point Status and Control Register Read



This instruction reads the value of the Floating-Point Status and Control Register (FPSCR). In the result, the unused bits of the FPSCR are forced to zero. The result is placed in the register RT.




## **10. Control Instructions**

This section lists and describes the SPU control instructions.



## **Stop and Signal**

#### stop




Execution of the program in the SPU stops, and the external environment is signaled. No further instructions are executed.

PC ← PC + 4 & LSLR precise stop



## **Stop and Signal with Dependencies**

#### stopd




Execution of the program in the SPU stops.

**Programming Note:** This instruction differs from **stop** only in that, in typical implementations, instructions with dependencies can be replaced with **stopd** to create a breakpoint without affecting the instruction timings.

## **No Operation (Load)**

#### Inop




This instruction has no effect on the execution of the program. It exists to provide implementation-defined control of instruction issuance. RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.



## **No Operation (Execute)**

#### nop




This instruction has no effect on the execution of the program. It exists to provide implementation-defined control of instruction issuance. RT is a false target. Implementations can schedule instructions as though this instruction produces a value into RT. Programs can avoid unnecessary delay by programming RT so as not to appear to source data for nearby subsequent instructions. False targets are not written.



## **Synchronize**

#### sync




This instruction has no effect on the execution of the program other than to cause the processor to wait until all pending store instructions have completed before fetching the next sequential instruction. This instruction must be used following a store instruction that modifies the instruction stream.

The C feature bit causes channel synchronization to occur before instruction synchronization occurs. Channel synchronization allows an SPU state modified through channel instructions to affect execution. Synchronization is discussed in more detail in *Section 13 Synchronization and Ordering* on page 240.



### **Synchronize Data**


#### dsync



This instruction forces all earlier load, store, and channel instructions to complete before proceeding. No subsequent load, store, or channel instructions can start until the previous instructions complete. The **dsync** instruction allows SPU software to ensure that the local store data would be consistent if it were observed by another entity. This instruction does not affect any prefetching of instructions that the processor might have done. Synchronization is discussed in more detail in *Section 13 Synchronization and Ordering* on page 240.



## **Move from Special-Purpose Register**




Special-Purpose Register SA is copied into register RT. If SPR SA is not defined, zeros are supplied.

```
if defined(SPR(SA)) then RT \leftarrow SPR(SA) else RT \leftarrow 0
```



## Move to Special-Purpose Register



The contents of the preferred slot of register RT is written to Special-Purpose Register SA. If SPR SA is not defined, no operation is performed.

if defined(SPR(SA)) then

SPR(SA) ← RT

else

do nothing



#### 11. Channel Instructions

The SPU provides an input/output interface based on message passing called the "channel interface". This section describes the instructions used to communicate between the SPU and external devices through the channel interface.

Channels are 128-bit wide communication paths between the SPU and external devices. Each channel operates in one direction only, and is called either a read channel or a write channel, according to the operation that the SPU can perform on the channel. Instructions are provided that allow the SPU program to read from or write to a channel; the operations performed must match the type of channel addressed.


An implementation can implement any number of channels up to 128. Each channel has a channel number in the range 0-127. Channel numbers have no particular significance, and there is no relationship between the direction of a channel and its number.

The channels and the external devices have capacity. Channel capacity is the minimum number of reads or writes that can be performed without delay. Attempts to access a channel without capacity cause instruction processing to cease until capacity becomes available and the access can complete. The SPU maintains counters to measure channel capacity and provides an instruction to read channel capacity.

So long as capacity is available, the channels and external devices can service a burst of SPU accesses without requiring the SPU to delay execution. An attempt to write to a channel beyond its capacity causes the SPU to hang until the external device empties the channel. An attempt to read from a channel when it is empty also causes the SPU to hang until the device inserts data into the channel.



### **Read Channel**




The SPU waits for data to become available in channel CA (capacity is available). When data is available to the channel, it is moved from the channel and placed into register RT.

If the channel designated by the CA field is not a valid, readable channel, the SPU will stop on or after the **rdch** instruction.

if readable(Channel(CA)) then
RT ← Channel(CA)
else
Stop after executing zero or more instructions after the **rdch**.



### **Read Channel Count**




The channel capacity of channel CA is placed into the preferred slot of register RT. The channel capacity of unimplemented channels is zero.

```
\mathsf{RT}^{0:3} \leftarrow \mathsf{Channel\ Capacity}(\mathsf{CA}) \mathsf{RT}^{4:15} \leftarrow \mathsf{0}
```



### **Write Channel**



The SPU waits for capacity to become available in channel CA before executing the **wrch** instruction. When capacity is available in the channel, the contents of register RT are placed into channel CA. Channel writes targeting channels that are not valid writable channels cause the SPU to stop on or after the **wrch** instruction.

if writeable(Channel(CA)) then
Channel(CA) ← RT
else
Stop after executing zero or more instructions after the **wrch**.



### 12. SPU Interrupt Facility

This section describes the SPU interrupt facility.

External conditions are monitored and managed through external facilities that are controlled through the channel interface. External conditions can affect SPU instruction sequencing through the following facilities:

• The bisled instruction

The **bisled** instruction tests for the existence of an external condition and branches to a target, if it is present. The **bisled** instruction allows the SPU software to poll for external conditions and to call a handler subroutine, if one is present. When polling is not required, the SPU can be enabled to interrupt normal instruction processing and to vector to a handler subroutine when an external condition appears.

The interrupt facility

The following indirect branch instructions allow software to enable and disable the interrupt facility during critical subroutines:

- bi
- bisl
- bisled
- biz
- binz
- bihz
- bihnz

All of these branch instructions provide the [D] and [E] feature bits. When one of these branches is taken, the interrupt-enable status changes before the target instruction is executed. *Table 12-1* describes the feature bit settings and their results.

Table 12-1. Feature Bits [D] and [E] Settings and Results

Feature Bit Setting		Result
[D]	[E]	nesuit
0	0	Status does not change.
0	1	Interrupt processing is enabled.
1	0	Interrupt processing is disabled.
1	1	Causes undefined behavior.

#### 12.1 SPU Interrupt Handler

The SPU supports a single interrupt handler. The entry point for this handler is address 0 in local store. When a condition is present and interrupts are enabled, the SPU branches to address 0 and disables the interrupt facility. The address of the next instruction to be executed is saved in the SRR0 register. The **iret** instruction can be used to return from the handler. **iret** branches indirectly to the address held in the SRR0 register. **iret**, like the other indirect branches, has an [E] feature bit that can be used to re-enable interrupts.



#### 12.2 SPU Interrupt Facility Channels

The interrupt facility uses several channels for configuration, state observation, and state restoration. The current value of SRR0 can be read from the SPU\_RdSRR0 channel, and the SPU\_WrSRR0 channel provides write access to SRR0. When SRR0 is written by **wrch** 14, synchronization is required to ensure that this new value is available to the **iret** instruction. This synchronization is provided by executing the **sync** instruction with the [C], or Channel Sync, feature bit set. Without this synchronization, **iret** instructions executed after **wrch** 14 instructions branch to unpredictable addresses. The SPU\_RdSRR0 and SPU\_WrSRR0 support nested interrupts by allowing software to save and restore SRR0 to a save area in local store.



## 13. Synchronization and Ordering

The SPU provides a sequentially ordered programming model so that, with a few exceptions, all previous instructions appear to be finished before the next instruction is started.

Systems including an SPU often feature external devices with direct local store access. *Figure 13-1* shows a common organization in which the external devices also communicate with the SPU via the channel interface. These systems are shared memory multiprocessors with message passing.

Figure 13-1. Systems with Multiple Accesses to Local Store




Table 13-1 defines five transactions serviced by the local store. The SPU ISA does not define the behavior of the external device or how the external device accesses the local store. When this document refers to an external write of local store, it assumes the external device delivers data to the local store such that a subsequent SPU load from local store can retrieve the data.

Table 13-1. Local Store Accesses

Name	Description
Load	SPU load instruction gets data from local store read.
Store	SPU store instruction sends data to local store write.
Fetch	SPU instruction fetch gets data from local store read.
ExtWrite	External device sends data to local store write.
ExtRead	External device gets data from local store read.

Interaction between the local store access of the external devices and those of the SPU can expose effects of SPU implementation-specific reordering, speculation, buffering, and caching. This section discusses how to order sequences of these transactions to obtain consistent results.



#### 13.1 Speculation, Reordering, and Caching SPU Local Store Access

SPU local store access is weakly consistent (see *PowerPC Virtual Environment Architecture, Book II*). Therefore, the sequential execution model, as applied to instructions that cause storage accesses, guarantees only that those accesses appear to be performed in program order with respect to the SPU executing the instructions. These accesses might not appear to be performed in program order with respect to external local store accesses or with respect to the SPU instruction fetch. This means that, in the absence of external local store writes, an SPU load from any particular address returns the data written by the most recent SPU store to that address. However, an instruction fetch from that address does not necessarily return that data.

The SPU is allowed to cache, buffer, and otherwise reorder its local store accesses. SPU loads, stores, and instruction fetches might or might not access the local store. The SPU can speculatively read the local store. That is, the SPU can read the local store on behalf of instructions that are not required by the program. The SPU does not speculatively write the local store. If and when the SPU stores access the local store, the SPU only writes the local store on behalf of stores required by the program. Instruction fetches, loads, and stores can access the local store in any order.

#### 13.2 Internal Execution State

The channel interface can be used to modify the SPU internal execution state. An internal execution state is any state within an SPU, but outside the local store, that is modified through the channel interface and that can affect the sequence or execution of instructions. For example, programs can change SRR0 by writing the SPU\_WrSRR0 channel, and SRR0 is the internal execution state. State changes made through the channel interface might not be synchronized with SPU program execution.

#### 13.3 Synchronization Primitives

The SPU provides three synchronization instructions: **dsync**, **sync**, and **sync.c**. These instructions have both coherency and instruction serializing effects, as shown in *Table 13-2 Synchronization Instructions* on page 242. Programs can use the coherency effects of these primitives to ensure that the local store state is consistent with SPU loads and stores. The instruction serializing effects allow the SPU program to order its local store access.

The **dsync** instruction orders loads, stores, and channel accesses but not instruction fetches. When a **dsync** completes, the SPU will have completed all prior loads, stores, and channel accesses and will not have begun execution of any subsequent loads, stores, or channel accesses. At this time, an external read from a local store address returns the data stored by the most recent SPU store to that address. SPU loads after the **dsync** return the data externally written prior to the moment when the **dsync** completes. The **dsync** instruction affects only SPU instruction sequencing and the coherency of loads and stores with respect to actual local store state. The SPU does not broadcast **dsync** notification to external devices that access local store, and, therefore, does not affect the state of the external devices.

The **sync** instruction is much like **dsync**, but it also orders instruction fetches. Instruction fetches from a local store address after a **sync** instruction return data stored by the most recent store instruction or external write to that address. The **sync.c** instruction builds upon the **sync** instruction. It ensures that the effects upon the internal state caused by prior **wrch** instructions are propagated and influence the execution of the following instructions. SPU execution begins with a start event and ends with a stop event. Both start and stop perform **sync.c**.



Table 13-2. Synchronization Instructions

Instruction	Coherency Effects	Instruction Serialization Effects
		Forces load and store access of local store due to instructions prior to the <b>dsync</b> to be completed prior to completion of <b>dsync</b> .
	Ensures that subsequent external reads access data written by prior stores.	Forces read channel operations due to instructions prior to the <b>dsync</b> to be completed prior to completion of the <b>dsync</b> .
dsync	Ensures that subsequent loads access data written by external writes.	Forces load and store access of local store due to instructions after the <b>dsync</b> to occur after completion of the <b>dsync</b> .
		Forces read and write channel operations due to instructions after the <b>dsync</b> to occur after completion of the <b>dsync</b> .
	Ensures that subsequent external reads access data written by prior stores.	Forces all access of local store and channels due to instructions prior to the <b>sync</b> to be completed prior to completion
sync	Ensures that subsequent instruction fetches access data written by prior stores and external writes.  Ensures that subsequent loads access data written by external writes.	of <b>sync</b> .  Forces all access of local store and channels due to instructions after the <b>sync</b> to occur after completion of the <b>sync</b> .
sync.c	Ensures that subsequent external reads access data written by prior stores.  Ensures that subsequent instruction fetches access data written by prior stores and external writes.  Ensures that subsequent loads access data written by external writes.  Ensures that subsequent instruction processing is influenced by all internal execution states modified by previous wrch instructions.	Forces all access of local store and channels due to instructions prior to the <b>sync.c</b> to be completed prior to completion of <b>sync.c</b> .  Forces all access of local store and channels due to instructions after the <b>sync.c</b> to occur after completion of the <b>sync.c</b> .

*Table 13-3* details which synchronization primitives are required between local store writes and local store reads to ensure that the reads access data written by the prior writes.

Table 13-3. Synchronizing Multiple Accesses to Local Store

Writer	Store	Fetch	Load	ExtRead
Store	nothing	sync	nothing	dsync
ExtWrite	dsync	sync	dsync	N/A

#### 13.4 Caching SPU Local Store Access

Implementations of the SPU can feature caches of local store data for either instructions, data, or both. These caches must reflect data to and from the local store when synchronization requires the state of the local store to be consistent. The **dsync** instruction ensures that modified data is visible to external devices that access the local store, and that data modified by these external devices is visible to subsequent loads and stores. The **sync** instructions also ensure that data modified by either stores or external puts is visible to a subsequent instruction fetch. For example, an instruction cache that does not snoop must be invalidated when **sync** is executed, and a copy-back data cache that does not snoop must be flushed and invalidated when either **sync** or **dsync** is executed.



#### 13.5 Self-Modifying Code

SPU programs can store instructions in local store and execute them. If the SPU has already read the instructions from local store, prior to the store, the new instructions are not seen by SPU execution. Self-modifying code should always execute a **sync** instruction before executing the stored code. The **sync** instruction ensures that all stores complete before the next instruction is fetched from local store.

#### 13.6 External Local Store Access

Loads and stores do not necessarily access the local store in program order. Accesses from external devices can be interleaved in ways that are inconsistent with program order. The **dsync** instruction forces all preceding loads and stores to complete their local store access before allowing any further loads or stores to be initiated, while **sync** ensures that the next instruction is fetched after the **sync** instruction is executed. An external device can synchronize with an SPU program through local store access. *Table 13-4* shows how an SPU program can reliably send and receive data from an external device, synchronizing only through the local store.

Table 13-4. Synchronizing through Local Store

External Device		SPU	Comment
SPU sen	ds data through local store addre	ess C	
	Store data to C		
		dsync	Force subsequent store to follow the store to C
		Store marker to D	
		dsync	Force the store to D to access the local store
eloop:	Read D		
	If not marker goto eloop		
	Read C		
SPU rece	eives data through local store ad	dress A	
	Write data to A		This is the order in which the external device modifies local store. The ordering is not controlled by the SPU ISA.
	Write marker to B		
		loop: dsync	Force subsequent load to access local store
		Load from B	
		If not marker goto loop	Ensure A and B are both written to local store
		dsync	Force subsequent load to execute after load from B
		Load from A	Must get data



### 13.7 Speculation and Reordering of Channel Reads and Channel Writes

The SPU does not reorder or speculatively execute channel reads or channel writes. All operations at the channel interface represent instructions in the order they occur in the program.

#### 13.8 Channel Interface with External Device

The channel interface delivers channel reads and writes to the SPU interface in program order, but there are no ordering guarantees with respect to load and stores. It is possible that a message sent to an external device may trigger the external device to directly access the local store. SPU programs might want to use either **sync** or **dsync** instructions, or both, to order SPU loads and stores relative to the external accesses. *Table 13-5* shows how an SPU program might reliably send and receive data from an external device synchronizing through the channel interface.

Table 13-5. Synchronizing through Channel Interface

External Device	SPU	Comment		
SPU receives data through local store address A				
Write data to A				
Send message to channel B		The ordering is not controlled by the SPU ISA.		
	rdch B	Wait for message		
	dsync	Ensure load from A is executed after <b>rdch</b> , and access the data in local store		
	load from A	Must get data		
SPU sends data through local store addre	ess C			
	Store data to C			
	dsync	Ensure data is in local store		
	wrch D	Send message		
Receive message from channel D				
Read data from C		The ordering is not controlled by the SPU ISA.		

**Note:** The SPU architecture does not specify what actions an external device can perform in response to a channel read or write. The SPU does not wait for those actions to complete, and it does not synchronize the local store state prior to or after the channel operation.

#### 13.9 Execution State Set by an SPU Program through the Channel Interface

Some SPU channels can control aspects of SPU execution state; for example, SRR0. State changes made through channel writes might not affect subsequent instructions. Execution of the **sync.c** instruction ensures that the new state does affect the next instruction.



### 13.10 Execution State Set by an External Device

Execution state changes made by an external device are ordered with respect to other externally requested state changes but not with respect to SPU instruction execution. The external device can stop the SPU, make execution state changes, start the SPU, and be certain the new state is visible to program execution.







## **Appendix A. Programming Examples**

### A.1 Conversion from Single Precision to Double Precision

This example converts four single-precision numbers in register **rin** to two double-precision numbers in each of **rout** and **rout1**.

shri.q	rexph=rin,27	high order part of exponent as an integer
fceq.q	rzero=rin,RO	Assumes r0=0; check for zero or denorm input
rotm.q	rsign=rin,-31	Copy sign bit to bit 31
andi.q	rexph=rexph,0b01111	Extract exponent bits 7 to 4
shli.q	rsign=rsign,7	Rsign = 00 s 0^7
ai.q	rexph= rexph,111000	Convert exponent to DP bias
shli.q	rout=rin,5	Preshift of mantissa: $e[3:0]$ , $f[1:23]^5$
andc.q	rexph=rexp,rzero	Exponent cleared in case of zero/dernomal input
andc.q	rout =rout,rzero	Mantissa cleared in case of zero/dernomal input
or.q	rexph=rexph,rsign	Sign is ORed in, Rexp = (00, s g[10:4])
Nop		Delay slot
shufb.q	rout=rout,rexph,rindex	First pair of DP results
shufb.q	rout1=rout,rexph,rindex1	Second pair of DP results



### A.2 Conversion from Double Precision to Single Precision

This example converts a double-precision number in the slot 0 of register **rin** to a single-precision value in the preferred slot of register **rf**.

or	rhigh=rin,rin	High order part copied
rotqbi	rf=rin,3	Collect relevant mantissa bits (g[3:0], $f[1:28]$ )
rotm	rhabs,rhigh,-1	Dropping the sign bit, shifted off the right end
rotm	rsign,rhigh,-31	rsign = 0 0 s
rotm	rexd, rhabs,-25	Extract exponent, rexp = 00 g[10:14]
rotm	rf=rf,-5	Rf = 0^5, g[3:0], f[1:23]
ai	rexs,rexd,8	rexp = rexp + 128/16
cgti	Rmax, Rexd,71	rmax = -1 iff overflow; exponent > 128
andi	rexs=rexs,'0 1^4'	Extract exponent bits, e[7:4]
cgt	rmin,XMIN,rhabs	rmin = $0$ iff number to be truncated to $0$
rotm	rexs, rexs, -27	Align exponent for single-precision format
rotm	rsign=rsign,-31	rsign = s 00
rotm A	rsign=rsign,-31 rf=rf,rexs	<pre>rsign = s 00 Combine exponent and mantissa: 0, e[7:0], f[1:23]</pre>
		Combine exponent and mantissa: 0, e[7:0],
А	rf=rf,rexs	Combine exponent and mantissa: 0, e[7:0], f[1:23]
A cgt	rf=rf,rexs	Combine exponent and mantissa: 0, e[7:0], f[1:23]
A cgt Nop	rf=rf,rexs rmin=XMIN,rhabs	Combine exponent and mantissa: 0, e[7:0], f[1:23] rmin = 0 iff number to be truncated to 0
A cgt Nop	rf=rf,rexs rmin=XMIN,rhabs	Combine exponent and mantissa: 0, e[7:0], f[1:23]  rmin = 0 iff number to be truncated to 0  Set to 11 if rounded to Xmax
A cgt Nop or Nop	rf=rf,rexs rmin=XMIN,rhabs Rf=Rf,rmax	Combine exponent and mantissa: 0, e[7:0], f[1:23]  rmin = 0 iff number to be truncated to 0  Set to 11 if rounded to Xmax  Empty slot



# Appendix B. Instruction Table Sorted by Instruction Mnemonic

Table B-1. Instructions Sorted by Mnemonic (Page 1 of 6)

Mnemonic	Instruction	Page
а	Add Word	55
absdb	Absolute Differences of Bytes	87
addx	Add Extended	61
ah	Add Halfword	53
ahi	Add Halfword Immediate	54
ai	Add Word Immediate	56
and	And	92
andbi	And Byte Immediate	94
andc	And with Complement	93
andhi	And Halfword Immediate	95
andi	And Word Immediate	96
avgb	Average Bytes	86
bg	Borrow Generate	65
bgx	Borrow Generate Extended	66
bi	Branch Indirect	173
bihnz	Branch Indirect If Not Zero Halfword	184
bihz	Branch Indirect If Zero Halfword	183
binz	Branch Indirect If Not Zero	182
bisl	Branch Indirect and Set Link	176
bisled	Branch Indirect and Set Link if External Data	175
biz	Branch Indirect If Zero	181
br	Branch Relative	169
bra	Branch Absolute	170
brasl	Branch Absolute and Set Link	172
brhnz	Branch If Not Zero Halfword	179
brhz	Branch If Zero Halfword	180
brnz	Branch If Not Zero Word	177
brsl	Branch Relative and Set Link	171
brz	Branch If Zero Word	178
cbd	Generate Controls for Byte Insertion (d-form)	37
cbx	Generate Controls for Byte Insertion (x-form)	38
cdd	Generate Controls for Doubleword Insertion (d-form)	43
cdx	Generate Controls for Doubleword Insertion (x-form)	44
ceq	Compare Equal Word	155
ceqb	Compare Equal Byte	151



Table B-1. Instructions Sorted by Mnemonic (Page 2 of 6)

Mnemonic	Instruction	Page
ceqbi	Compare Equal Byte Immediate	152
ceqh	Compare Equal Halfword	153
ceqhi	Compare Equal Halfword Immediate	154
ceqi	Compare Equal Word Immediate	156
cfits	Convert Floating to Signed Integer	214
cfltu	Convert Floating to Unsigned Integer	216
cg	Carry Generate	62
cgt	Compare Greater Than Word	161
cgtb	Compare Greater Than Byte	157
cgtbi	Compare Greater Than Byte Immediate	158
cgth	Compare Greater Than Halfword	159
cgthi	Compare Greater Than Halfword Immediate	160
cgti	Compare Greater Than Word Immediate	162
cgx	Carry Generate Extended	63
chd	Generate Controls for Halfword Insertion (d-form)	39
chx	Generate Controls for Halfword Insertion (x-form)	40
clgt	Compare Logical Greater Than Word	167
clgtb	Compare Logical Greater Than Byte	163
clgtbi	Compare Logical Greater Than Byte Immediate	164
clgth	Compare Logical Greater Than Halfword	165
clgthi	Compare Logical Greater Than Halfword Immediate	166
clgti	Compare Logical Greater Than Word Immediate	168
clz	Count Leading Zeros	78
cntb	Count Ones in Bytes	79
csflt	Convert Signed Integer to Floating	213
cuflt	Convert Unsigned Integer to Floating	215
cwd	Generate Controls for Word Insertion (d-form)	41
cwx	Generate Controls for Word Insertion (x-form)	42
dfa	Double Floating Add	196
dfm	Double Floating Multiply	200
dfma	Double Floating Multiply and Add	202
dfms	Double Floating Multiply and Subtract	206
dfnma	Double Floating Negative Multiply and Add	207
dfnms	Double Floating Multiply and Subtract	206
dfs	Double Floating Subtract	198
dsync	Synchronize Data	231
eqv	Equivalent	109



Table B-1. Instructions Sorted by Mnemonic (Page 3 of 6)

Mnemonic	Instruction	Page
fa	Floating Add	195
fceq	Floating Compare Equal	219
fcgt	Floating Compare Greater Than	221
fcmeq	Floating Compare Magnitude Equal	220
fcmgt	Floating Compare Magnitude Greater Than	222
fesd	Floating Extend Single to Double	218
fi	Floating Interpolate	212
fm	Floating Multiply	199
fma	Floating Multiply and Add	201
fms	Floating Multiply and Subtract	205
fnms	Floating Negative Multiply and Subtract	203
frds	Floating Round Double to Single	217
frest	Floating Reciprocal Estimate	208
frsqest	Floating Reciprocal Absolute Square Root Estimate	210
fs	Floating Subtract	197
fscrrd	Floating-Point Status and Control Register Write	223
fscrwr	Floating-Point Status and Control Register Read	224
fsm	Form Select Mask for Words	82
fsmb	Form Select Mask for Bytes	80
fsmbi	Form Select Mask for Bytes Immediate	51
fsmh	Form Select Mask for Halfwords	81
gb	Gather Bits from Words	85
gbb	Gather Bits from Bytes	83
gbh	Gather Bits from Halfwords	84
hbr	Hint for Branch (r-form)	186
hbra	Hint for Branch (a-form)	187
hbrr	Hint for Branch Relative	188
heq	Halt If Equal	145
heqi	Halt If Equal Immediate	146
hgt	Halt If Greater Than	147
hgti	Halt If Greater Than Immediate	148
hlgt	Halt If Logically Greater Than	149
hlgti	Halt If Logically Greater Than Immediate	150
il	Immediate Load Word	48
ila	Immediate Load Address	49
ilh	Immediate Load Halfword	46
ilhu	Immediate Load Halfword Upper	47



Table B-1. Instructions Sorted by Mnemonic (Page 4 of 6)

Mnemonic	Instruction	Page
iohl	Immediate Or Halfword Lower	50
iret	Interrupt Return	174
Inop	No Operation (Load)	228
lqa	Load Quadword (a-form)	31
lqd	Load Quadword (d-form)	29
lqr	Load Quadword Instruction Relative (a-form)	32
lqx	Load Quadword (x-form)	30
mfspr	Move from Special-Purpose Register	232
mpy	Multiply	67
mpya	Multiply and Add	71
mpyh	Multiply High	72
mpyhh	Multiply High High	74
mpyhha	Multiply High High and Add	75
mpyhhau	Multiply High High Unsigned and Add	77
mpyhhu	Multiply High High Unsigned	76
mpyi	Multiply Immediate	69
mpys	Multiply and Shift Right	73
mpyu	Multiply Unsigned	68
mpyui	Multiply Unsigned Immediate	70
mtspr	Move to Special-Purpose Register	233
nand	Nand	107
nop	No Operation (Execute)	229
nor	Nor	108
or	Or	97
orbi	Or Byte Immediate	99
orc	Or with Complement	98
orhi	Or Halfword Immediate	100
ori	Or Word Immediate	101
orx	Or Across	102
rchcnt	Read Channel Count	236
rdch	Read Channel	235
rot	Rotate Word	124
roth	Rotate Halfword	122
rothi	Rotate Halfword Immediate	123
rothm	Rotate and Mask Halfword	131
rothmi	Rotate and Mask Halfword Immediate	132
roti	Rotate Word Immediate	125



Table B-1. Instructions Sorted by Mnemonic (Page 5 of 6)

Mnemonic	Instruction	Page
rotm	Rotate and Mask Word	133
rotma	Rotate and Mask Algebraic Word	142
rotmah	Rotate and Mask Algebraic Halfword	140
rotmahi	Rotate and Mask Algebraic Halfword Immediate	141
rotmai	Rotate and Mask Algebraic Word Immediate	143
rotmi	Rotate and Mask Word Immediate	134
rotqbi	Rotate Quadword by Bits	129
rotqbii	Rotate Quadword by Bits Immediate	130
rotqby	Rotate Quadword by Bytes	126
rotqbybi	Rotate Quadword by Bytes from Bit Shift Count	128
rotqbyi	Rotate Quadword by Bytes Immediate	127
rotqmbi	Rotate and Mask Quadword by Bits	138
rotqmbii	Rotate and Mask Quadword by Bits Immediate	139
rotqmby	Rotate and Mask Quadword by Bytes	135
rotqmbybi	Rotate and Mask Quadword Bytes from Bit Shift Count	137
rotqmbyi	Rotate and Mask Quadword by Bytes Immediate	136
selb	Select Bits	110
sf	Subtract From Word	59
sfh	Subtract From Halfword	57
sfhi	Subtract From Halfword Immediate	58
sfi	Subtract From Word Immediate	60
sfx	Subtract From Extended	64
shl	Shift Left Word	115
shlh	Shift Left Halfword	113
shlhi	Shift Left Halfword Immediate	114
shli	Shift Left Word Immediate	116
shlqbi	Shift Left Quadword by Bits	117
shlqbii	Shift Left Quadword by Bits Immediate	118
shiqby	Shift Left Quadword by Bytes	119
shlqbybi	Shift Left Quadword by Bytes from Bit Shift Count	121
shlqbyi	Shift Left Quadword by Bytes Immediate	120
shufb	Shuffle Bytes	111
stop	Stop and Signal	226
stopd	Stop and Signal with Dependencies	227
stqa	Store Quadword (a-form)	35
stqd	Store Quadword (d-form)	33
stqr	Store Quadword Instruction Relative (a-form)	36



### Table B-1. Instructions Sorted by Mnemonic (Page 6 of 6)

Mnemonic	Instruction	Page
stqx	Store Quadword (x-form)	34
sumb	Sum Bytes into Halfwords	88
sync	Synchronize	230
wrch	Write Channel	237
xor	Exclusive Or	103
xorbi	Exclusive Or Byte Immediate	104
xorhi	Exclusive Or Halfword Immediate	105
xori	Exclusive Or Word Immediate	106
xsbh	Extend Sign Byte to Halfword	89
xshw	Extend Sign Halfword to Word	90
xswd	Extend Sign Word to Doubleword	91



## Appendix C. Details of the Compute-Mask Instructions

The tables in this section show the details of the masks that are generated by the eight Compute Mask instructions. The masks that are shown are intended for use as the RC operand of the Shuffle Bytes, **shufb**, instruction. Each row in a table shows the rightmost 4 bits of the effective address. An x in the first column indicates an ignored bit. Blanks within the "created mask" are shown only to improve clarity.

#### For **byte** insertion:

Table C-1. Byte Insertion: Rightmost 4 Bits of the Effective Address and Created Mask

Rightmost 4 Bits of the Effective Address	Created Mask
0000	03 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f
0001	10 03 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f
0010	10 11 03 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f
0011	10 11 12 03 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f
0100	10 11 12 13 03 15 16 17 18 19 1a 1b 1c 1d 1e 1f
0101	10 11 12 13 14 03 16 17 18 19 1a 1b 1c 1d 1e 1f
0110	10 11 12 13 14 15 03 17 18 19 1a 1b 1c 1d 1e 1f
0111	10 11 12 13 14 15 16 03 18 19 1a 1b 1c 1d 1e 1f
1000	10 11 12 13 14 15 16 17 03 19 1a 1b 1c 1d 1e 1f
1001	10 11 12 13 14 15 16 17 18 03 1a 1b 1c 1d 1e 1f
1010	10 11 12 13 14 15 16 17 18 19 03 1b 1c 1d 1e 1f
1011	10 11 12 13 14 15 16 17 18 19 1a 03 1c 1d 1e 1f
1100	10 11 12 13 14 15 16 17 18 19 1a 1b 03 1d 1e 1f
1101	10 11 12 13 14 15 16 17 18 19 1a 1b 1c 03 1e 1f
1110	10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 03 1f
1111	10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 03

#### For halfword insertion:

Table C-2. Halfword Insertion: Rightmost 4 Bits of the Effective Address and Created Mask

Rightmost 4 Bits of the Effective Address	Created Mask
000x	0203 1213 1415 1617 1819 1a1b 1c1d 1e1f
001x	1011 0203 1415 1617 1819 1a1b 1c1d 1e1f
010x	1011 1213 0203 1617 1819 1a1b 1c1d 1e1f
011x	1011 1213 1415 0203 1819 1a1b 1c1d 1e1f
100x	1011 1213 1415 1617 0203 1a1b 1c1d 1e1f
101x	1011 1213 1415 1617 1819 0203 1c1d 1e1f
110x	1011 1213 1415 1617 1819 1a1b 0203 1e1f
111x	1011 1213 1415 1617 1819 1a1b 1c1d 0203



#### For **word** insertion:

Table C-3. Word Insertion: Rightmost 4 Bits of the Effective Address and Created Mask

Rightmost 4 Bits of the Effective Address	Created Mask
00xx	00010203 14151617 18191a1b 1c1d1e1f
01xx	10111213 00010203 18191a1b 1c1d1e1f
10xx	10111213 14151617 00010203 1c1d1e1f
11xx	10111213 14151617 18191a1b 00010203

#### For **doubleword** insertion:

Table C-4. Doubleword Insertion: Rightmost 4 Bits of Effective Address and Created Mask

Rightmost 4 Bits of the Effective Address	Created Mask
0xxx	0001020304050607 18191a1b1c1d1e1f
1xxx	1011121303151617 0001020304050607



# **Revision Log**

Revision Date	Contents of Modification
August 1, 2005	Initial public release.