

# A Simulation Study of Hardware Parameters for GPU-based HPC Platforms

Saptarshi Bhowmik  
Florida State University  
bhowmik@cs.fsu.edu

Nikhil Jain  
NVIDIA Inc.  
nikhijain@nvidia.com

Xin Yuan  
Florida State University  
xyuan@cs.fsu.edu

Abhinav Bhatele  
University of Maryland  
bhatele@cs.umd.edu

**Abstract**—High Performance Computing (HPC) platforms are switching to GPU-based compute nodes; the resulting trend is the increase in per node computational capacity and the reduction of the number of endpoints in the system. This trend changes the computation and communication balance in comparison to the pre-GPU era HPC platforms, which warrants a re-study of the hardware architectural parameters. In this research, we perform a simulation study of the impact of crucial hardware parameters in GPU-based systems using HPC workloads that consist of representative HPC applications. The hardware parameters studied include (1) link bandwidth, (2) number of GPUs per node, and (3) interconnection network topology.

**Index Terms**—GPU clusters, computation and communication balance, hardware parameters, performance.

## I. INTRODUCTION

GPUs are increasingly used in High Performance Computing (HPC) platforms. A compute node in high-end HPC systems often has multiple GPUs. The resulting trend is the increase in per-node computational capacity and the decrease in the number of endpoints in the system – the computation and communication ratio in such systems is different from that in pre-GPU era platforms. For a GPU-based platform to achieve high performance, it is imperative that computation and communication in the system remains balanced. Important hardware architectural parameters such as the link bandwidth and the number of GPUs per node are crucial design parameters that will determine the balance and thus, the overall performance of the system. In this research, we leverage the whole system simulation capability of TraceR-CODES [3] and use it to study the impact of hardware parameters using HPC workloads that consist of representative HPC applications. The parameters studied include (1) interconnect link bandwidth, (2) number of GPUs per node, and (3) interconnect topology. The study gives insight of the hardware parameters and the results can be used to guide the design of GPU-based HPC platforms.

## II. METHODS

We used the discrete event driven simulator, TraceR-CODES [3] for the study. TraceR-CODES is capable of simulating the whole system with different hardware parameters. Moreover, it can simulate a workload in the system that consists of one or multiple applications by replying the traces of the applications.

### A. Applications and Workloads

We selected 6 representative applications for our experiments that include two computation intensive kernels Kripke and Laghos, two communication kernels Stencil4d and Subcomm3d, and two applications Sw4lite and Amg that have a mix of communication and computations. We profiled and collected the traces for these applications of different ranks using Score-P. The applications are summarized in Table I.

We are running 20 Workloads of randomly selected jobs from the six applications listed in Table I, from ranks 32, 64, 128, 256 and 512, to fill up the whole system. We made sure that each rank of an application appeared at least 4 times throughout all the 20 workloads.

TABLE I  
APPLICATION TRACES

| Traces    | Computation Intensive | Communication Intensive |
|-----------|-----------------------|-------------------------|
| Stencil4d | ✗                     | ✓                       |
| Subcomm3d | ✗                     | ✓                       |
| Kripke    | ✓                     | ✗                       |
| Laghos    | ✓                     | ✗                       |
| Amg       | ✓                     | ✓                       |
| Sw4lite   | ✓                     | ✓                       |

### B. Network Topologies

We used two popular interconnect topology 1D-Dragonfly [2] and Fat-Tree [1] for all our simulation [4]. For 1D-Dragonfly, we started our simulation with 16 groups and 1 GPU per node. We then reduced the size of the network to 8 group for 2 GPUs per node, 4 group for 4 GPUs per node and 1 group for 8 GPUs per node. For Fat-Tree, we started with 8 pods for 1 GPU per node and kept on reducing the number of pods as we increased the number of GPUs per node. Ultimately, we had four configurations for Fat-Tree 8 pods for 1 GPU per node, 4 pods for 2 GPUs per node, 2 pods for 4 GPUs per node and 1 pods for 8 GPUs per node. In total both network had 2048 total nodes, and 128 nodes per group for 1D-Dragonfly and 256 nodes per pod for Fat-Tree.

### C. Bandwidth

We set the base bandwidth(x) for the Links as 11.9 GB/sec, which is the link bandwidths used in Quartz machines, and kept the internal bandwidth as 23.8 GB/sec. We used 8 more

bandwidths,  $x/16$ ,  $x/8$ ,  $x/4$ ,  $x/2$ ,  $2x$ ,  $4x$ ,  $8x$ ,  $16x$ , which are a proportion of the base bandwidths, for our simulations.

#### D. GPUs per node

We used 1 GPU per node for a maximum sized network and then we subsequently increased it to 2 GPUs per node, 4 GPUs per node and 8 GPUs per node, while reducing the network size simultaneously.

### III. RESULTS AND CONCLUSIONS

#### A. Impact of GPUs per Node

Figure 1 shows the application speedup with respect to the default setting of 1 GPU per node with the default link bandwidth (1x) on 1D-Dragonfly. As the total number of GPUs condense to a smaller number of compute nodes, the performance of communication kernels (Stencil4d and Subcomm3d) drops significantly while the performance of computational intensive kernels (Kripke and Laghos) remains similar. The performance of applications (Amg and Sw4lite) is also affected as shown in the figure. The results on Fat-Tree have a similar trend and are omitted.




Fig. 1. Speed-up over default setting for different GPUs per node mapping, for all Applications of 128 ranks, in 1D-Dragonfly

#### B. Impact of Bandwidth

Figure 2 shows application speedup with respect to the default setting is 1 GPU per node and Link Bandwidth  $x$  (11.9 GB/sec) on 1D-Dragonfly. There are two key observations. First, for applications that are sensitive to communication performance (Stencil4D, Subcomm3d, Amg, and Sw4lite), as the number of GPU per node increases, more link bandwidth is needed to sustain the performance – insufficient bandwidth will significantly slow down the applications. This is even observed in the computation intensive Laghos. Second, every application has a “sweet spot” where it is performing the best. This indicates that substantial benchmarking study will be needed to determine the best system configurations for the GPU-based systems. Figure 3 shows the results with the Fat-Tree topology, the trend is the same. Thus, these conclusions apply across topologies.




Fig. 2. Speed-up over default setting for various bandwidths in 4 GPUs per node mapping, for all Applications of 128 ranks, in 1D-Dragonfly




Fig. 3. Speed-up over default setting for various bandwidths in 4 GPUs per node mapping, for all Applications of 128 ranks, in Fat-Tree

### IV. CONCLUSIONS AND FUTURE WORKS

We performed a simulation study of hardware Parameters for GPU-based HPC Platforms. What differentiates our study from others is that we used workloads consisting of representative applications. Our results shed lights into the impact of hardware parameters on real applications. In the future, we plan to extend our study by (1) considering other interconnect choices, (2) using more applications, and (3) studying other system parameters.

### REFERENCES

- [1] Jain, N., Bhatele, A., Howell, L. H., Böhme, D., Karlin, I., León, E. A., et al. (2017, November). Predicting the performance impact of different fat-tree configurations. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (pp. 1-13).
- [2] Kim, J., Dally, W. J., Scott, S., and Abts, D. (2008, June). Technology-driven, highly-scalable dragonfly topology. In 2008 International Symposium on Computer Architecture (pp. 77-88). IEEE.
- [3] Acun, B., Jain, N., Bhatele, A., Mubarak, M., Carothers, C. D., and Kale, L. V. (2015, August). Preliminary evaluation of a parallel trace replay tool for hpc network simulations. In European Conference on Parallel Processing (pp. 417-429). Springer, Cham.
- [4] Alzaid, Z. S. A., Bhowmik, S., Yuan, X., and Lang, M. (2020, June). Global link arrangement for practical Dragonfly. In Proceedings of the 34th ACM International Conference on Supercomputing (pp. 1-11). Magnetics Japan, p. 301, 1982].