# CS531: Memory Systems and Architecture Jan-Apr 2022




Dr. Shirshendu Das Assistant Professor, Department of CSE IIT Ropar.



Topic: Cache Coherence

- Important Terms:
  - 1. Cache Block.
  - 2. Private/Shared Cache
  - 3. Multiprogramed/Multithreaded Applications.
  - 4. Replacement Policies.
  - **5.** Cache Structure
- Important Assumptions:
  - 1. The cache structure is set-associative.
  - 2. The replacement policy is LRU.
  - 3. There are two cores C1 and C2.
  - 4. Each core has private L1 cache.
  - **5.** Both core share a common L2 cache.
  - 6. Both core runs a multithreaded application.



Multicore Processor


#### More Assumptions:

1. Let us assume that all the set-associative cache in this diagram have only one set.

#### **MSI Protocol**

Cache Block State: M, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 



**Multicore Processor** 


Inclusive vs Exclusive Cache setup.

#### **MSI Protocol**

Cache Block State: M, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 

Curr State	Event
I	GETS
I	GETX
I	Other
S	GETS
S	GETX
S	UPGRADE
S	PUTX
M	GETS
M	GETX
M	UPGRADE
M	PUTX




**Multicore Processor** 

#### **MSI Protocol**

Cache Block State: M, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 

Curr State	Event
1	GETS
1	GETX
1	Other
S	GETS
S	GETX
S	UPGRADE
S	PUTX
M	GETS
M	GETX
M	UPGRADE
M	PUTX



## **Multicore Processor**

Curr State	Event
S	REPLACE
S	REPLACE_CLEAN
М	REPLACE
М	REPLACE_CLEAN


#### **MSI Protocol**

# More states/event are required.

Cache Block State: M, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 

Curr State	Event
I	GETS
I	GETX
I	Other
S	GETS
S	GETX
S	UPGRADE
S	PUTX
M	GETS
M	GETX
M	UPGRADE
M	PUTX



Multicore Processor


#### **MSI Protocol**

# More states/event are required.

Cache Block State: M, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 


Curr State	Event
S	REPLACE
S	REPLACE_CLEAN
М	REPLACE
М	REPLACE_CLEAN



#### **MESI Protocol**

Cache Block State: M, E, S, and I

**Events: GETS, GETX, UPGRADE, PUTX, REPLACE, REPLACE\_CLEAN** 



**Multicore Processor** 

# **Important Resources for Cache Coherence**

- 1. Hennessy and Patterson, "Computer Architecture A Quantitative Approach", Fourth edition, 2007.
- 2. Gem5 Documentation: <a href="https://www.gem5.org/documentation/general\_docs/ruby/">https://www.gem5.org/documentation/general\_docs/ruby/</a>

**Thank You**