# Lab Report : Arithmetic Logic Unit


Name: Saqib Azim Roll No.: 150070031

# **Eight Bit Adder:**


## eightbitadder.vhd

```
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity eightbitadder is
port (x,y: in std_logic_vector(7 downto 0);
           z:out std logic vector(7 downto 0));
end entity;
architecture behave of eightbitadder is
     component onebitadder is
      port(x,y,cin : in std_logic;
      z,cout : out std_logic);
      end component;
      signal c:std_logic_vector(7 downto 0);
begin
adder0:onebitadder port map(x=>x(0),y=>y(0),cin=>'0',z=>z(0),cout=>c(0));
adder1:onebitadder port map(x=>x(1),y=>y(1),cin=>c(0),z=>z(1),cout=>c(1));
adder2:onebitadder port map(x=>x(2),y=>y(2),cin=>c(1),z=>z(2),cout=>c(2));
adder3:onebitadder port map(x=>x(3),y=>y(3),cin=>c(2),z=>z(3),cout=>c(3));
adder4:onebitadder port map(x=>x(4),y=>y(4),cin=>c(3),z=>z(4),cout=>c(4));
adder5:onebitadder port map(x=>x(5),y=>y(5),cin=>c(4),z=>z(5),cout=>c(5));
adder6:onebitadder port map(x=>x(6),y=>y(6),cin=>c(5),z=>z(6),cout=>c(6));
```

Register Transfer Level ResultsElle Edit View Add Format Iools Bookmarks Window



#### **Gate Level Simulation**




# **Eight Bit Subtractor:**


## eightbitsubtractor.vhd

```
signal c:std_logic_vector(7 downto 0);
begin
subtractor0:onebitsubtractor port
map(x=>x(0),y=>y(0),cin=>'0',z=>z(0),cout=>c(0));
subtractor1:onebitsubtractor port
map(x=>x(1),y=>y(1),cin=>c(0),z=>z(1),cout=>c(1));
subtractor2:onebitsubtractor port
map(x=>x(2),y=>y(2),cin=>c(1),z=>z(2),cout=>c(2));
subtractor3:onebitsubtractor port
map(x=>x(3),y=>y(3),cin=>c(2),z=>z(3),cout=>c(3));
subtractor4:onebitsubtractor port
map(x=>x(4),y=>y(4),cin=>c(3),z=>z(4),cout=>c(4));
subtractor5:onebitsubtractor port
map(x=>x(5),y=>y(5),cin=>c(4),z=>z(5),cout=>c(5));
subtractor6:onebitsubtractor port
map(x=>x(6),y=>y(6),cin=>c(5),z=>z(6),cout=>c(6));
subtractor7:onebitsubtractor port
map(x=>x(7),y=>y(7),cin=>c(6),z=>z(7),cout=>c(7));
end behave:
library std;
use std.standard.all:
library ieee;
use ieee.std logic 1164.all;
entity onebitsubtractor is
port (x,y,cin: in std_logic;
           z,cout:out std logic);
end entity;
architecture behave of onebitsubtractor is
begin
      z \leq (cin xor (x xor y));
      cout \leq ((not x) and cin) or ((not x) and y) or (cin and y);
end behave;
```

# Register Transfer Level Results-



## **Gate Level Simulation Results-**



## **Left Shifter:**


#### leftshift.vhd

```
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity leftshift is
port (x,y: in std_logic_vector(7 downto 0);
                 z:out std_logic_vector(7 downto 0));
end entity;
architecture behave of leftshift is
         signal a, b:std_logic_vector(7 downto 0);
         signal c:std_logic;
begin
c \le (not (y(7) or y(6) or y(5) or y(4) or y(3)));
a(7) \le (x(3) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(7));
a(6) \le (x(2) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(6));
a(5) \le (x(1) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(5));
a(4) \le (x(0) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(4));
a(3) \le ((\text{not } y(2)) \text{ and } x(3));
a(2) \le ((\text{not } y(2)) \text{ and } x(2));
a(1) \le ((not y(2)) and x(1));
a(0) \le ((\text{not } y(2)) \text{ and } x(0));
b(7) \le (a(5) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(7));
b(6) \le (a(4) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(6));
b(5) \le (a(3) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(5));
b(4) \le (a(2) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(4));
b(3) \le (a(1) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(3));
b(2) \le (a(0) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(2));
b(1) \le ((\text{not } y(1)) \text{ and } a(1));
b(0) \le ((\text{not } y(1)) \text{ and } a(0));
```


```
\begin{split} z(7) &<= ((b(6) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(7))) \text{ and } c; \\ z(6) &<= ((b(5) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(6))) \text{ and } c; \\ z(5) &<= ((b(4) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(5))) \text{ and } c; \\ z(4) &<= ((b(3) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(4))) \text{ and } c; \\ z(3) &<= ((b(2) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(3))) \text{ and } c; \\ z(2) &<= ((b(1) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(2))) \text{ and } c; \\ z(1) &<= ((b(0) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(1))) \text{ and } c; \\ z(0) &<= (((\text{not } y(0)) \text{ and } b(0))) \text{ and } c; \end{split}
```

## end behave;

**Register Transfer Level Results-**



#### **Gate Level Simulation Results-**




# **RightShifter:**

## rightshift.vhd


```
begin
c \le (not (y(7) or y(6) or y(5) or y(4) or y(3)));
a(0) \le (x(4) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(0));
a(1) \le (x(5) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(1));
a(2) \le (x(6) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(2));
a(3) \le (x(7) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(3));
a(4) \le ((not y(2)) and x(4));
a(5) \le ((not y(2)) and x(5));
a(6) \le ((not y(2)) and x(6));
a(7) \le ((\text{not } y(2)) \text{ and } x(7));
b(0) \le (a(2) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(0));
b(1) \le (a(3) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(1));
b(2) \le (a(4) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(2));
b(3) \le (a(5) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(3));
b(4) \le (a(6) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(4));
b(5) \le (a(7) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(5));
b(6) \le ((\text{not } y(1)) \text{ and } a(6));
b(7) \le ((\text{not } y(1)) \text{ and } a(7));
z(0) \le ((b(1) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(0))) \text{ and } c;
z(1) \le ((b(2) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(1))) \text{ and } c;
z(2) \le ((b(3) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(2))) \text{ and } c;
z(3) \le ((b(4) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(3))) \text{ and } c;
z(4) \le ((b(5) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(4))) \text{ and } c;
z(5) \le ((b(6) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(5))) \text{ and } c;
z(6) \le ((b(7) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(6))) \text{ and } c;
z(7) \le (((\text{not } y(0)) \text{ and } b(7))) \text{ and } c;
```

end behave;

# **Register Transfer Level Results-**



### **Gate Level Simulation Results-**



# **Arithmetic Logic Unit:**

```
alu.vhd
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
entity alu is
      port( X,Y : in std_logic_vector(7 downto 0); x0,x1 : in std_logic ; Z : out
std logic vector(7 downto 0));
end entity;
architecture behave of alu is
      signal sig1,sig2,sig3,sig4 : std_logic_vector(7 downto 0);
      component eightbitadder is
            port(x,y:in std_logic_vector(7 downto 0); z:out std_logic_vector(7
downto 0));
      end component;
      --- Add component of eightbitsubtractor
      component leftshift is
            port( x,y : in std_logic_vector(7 downto 0);
         z: out std_logic_vector(7 downto 0));
      end component;
      --- Add component of rightshift
      component rightshift is
            port( x,y : in std_logic_vector(7 downto 0);
         z: out std_logic_vector(7 downto 0));
      end component;
      component eightbitsubtractor is
```

```
port(x,y:in std logic vector(7 downto 0); z:out std logic vector(7
downto 0));
     end component;
        .....
begin
a: eightbitadder port map(x => X, y => Y, z => sig1);
            port map(x => X, y => Y, z => sig4);
b: leftshift
              port map(x => X, y => Y, z => sig3);
c: rightshift
d: eightbitsubtractor port map(x => X, y => Y, z => sig2);
 process(x0, x1, sig1, sig2, sig3, sig4)
begin
if (x0 = '0') and x1 = '0') then
z \le sig1;
elsif(x0 = '1') \text{ and } (x1 = '0') \text{ then }
z \le sig2;
elsif(x0 = '0') \text{ and } (x1 = '1') \text{ then }
z \le sig3;
else
z \le sig4;
end if:
end process;
end behave;
-----Eight Bit Adder-----
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
entity eightbitadder is
port (x,y: in std_logic_vector(7 downto 0);
           z:out std logic vector(7 downto 0));
end entity;
```

```
architecture behave of eightbitadder is
     component onebitadder is
     port(x,y,cin : in std_logic;
     z,cout : out std_logic);
     end component;
     signal c:std_logic_vector(7 downto 0);
begin
adder0:onebitadder port map(x=>x(0),y=>y(0),cin=>'0',z=>z(0),cout=>c(0));
adder1:onebitadder port map(x=>x(1),y=>y(1),cin=>c(0),z=>z(1),cout=>c(1));
adder2:onebitadder port map(x=>x(2),y=>y(2),cin=>c(1),z=>z(2),cout=>c(2));
adder3:onebitadder port map(x=>x(3),y=>y(3),cin=>c(2),z=>z(3),cout=>c(3));
adder4:onebitadder port map(x=>x(4),y=>y(4),cin=>c(3),z=>z(4),cout=>c(4));
adder5:onebitadder port map(x=>x(5),y=>y(5),cin=>c(4),z=>z(5),cout=>c(5));
adder6:onebitadder port map(x=>x(6),y=>y(6),cin=>c(5),z=>z(6),cout=>c(6));
adder7:onebitadder port map(x=>x(7),y=>y(7),cin=>c(6),z=>z(7),cout=>c(7));
end behave;
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity onebitadder is
port (x,y,cin: in std_logic;
           z,cout:out std_logic);
end entity;
architecture behave of onebitadder is
begin
     z \leq (cin xor (x xor y));
     cout \leq= ((cin and (x xor y)) or (x and y));
end behave:
      -----Left Shifter-----
```

```
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity leftshift is
port (x,y: in std logic vector(7 downto 0);
                   z:out std logic vector(7 downto 0));
end entity;
architecture behave of leftshift is
         signal a, b:std_logic_vector(7 downto 0);
         signal c:std logic;
begin
c \le (not (y(7) or y(6) or y(5) or y(4) or y(3)));
a(7) \le (x(3) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(7));
a(6) \le (x(2) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(6));
a(5) \le (x(1) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(5));
a(4) \le (x(0) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(4));
a(3) \le ((\text{not } y(2)) \text{ and } x(3));
a(2) \le ((\text{not } y(2)) \text{ and } x(2));
a(1) \le ((\text{not } y(2)) \text{ and } x(1));
a(0) \le ((\text{not } y(2)) \text{ and } x(0));
b(7) \le (a(5) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(7));
b(6) \le (a(4) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(6));
b(5) \le (a(3) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(5));
b(4) \le (a(2) \text{ and } v(1)) \text{ or } ((\text{not } v(1)) \text{ and } a(4));
b(3) \le (a(1) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(3));
b(2) \le (a(0) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(2));
b(1) \le ((\text{not } y(1)) \text{ and } a(1));
b(0) \le ((\text{not } y(1)) \text{ and } a(0));
z(7) \le ((b(6) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(7))) \text{ and } c;
z(6) \le ((b(5) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(6))) \text{ and } c;
z(5) \le ((b(4) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(5))) \text{ and } c;
z(4) \le ((b(3) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(4))) \text{ and } c;
z(3) \le ((b(2) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(3))) \text{ and } c;
```

```
z(2) \le ((b(1) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(2))) \text{ and } c;
z(1) \le ((b(0) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(1))) \text{ and } c;
z(0) \le (((not y(0)) and b(0))) and c;
end behave;
    ------Right Shifter-----
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
entity rightshift is
port (x,y: in std_logic_vector(7 downto 0);
                z:out std logic vector(7 downto 0));
end entity;
architecture behave of rightshift is
        signal a, b:std_logic_vector(7 downto 0);
        signal c:std logic;
begin
c \le (not (y(7) or y(6) or y(5) or y(4) or y(3)));
a(0) \le (x(4) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(0));
a(1) \le (x(5) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(1));
a(2) \le (x(6) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(2));
a(3) \le (x(7) \text{ and } y(2)) \text{ or } ((\text{not } y(2)) \text{ and } x(3));
a(4) \le ((not y(2)) and x(4));
a(5) \le ((not y(2)) and x(5));
a(6) \le ((not y(2)) and x(6));
a(7) \le ((\text{not } y(2)) \text{ and } x(7));
b(0) \le (a(2) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(0));
b(1) \le (a(3) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(1));
b(2) \le (a(4) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(2));
b(3) \le (a(5) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(3));
b(4) \le (a(6) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(4));
```

```
b(5) \le (a(7) \text{ and } y(1)) \text{ or } ((\text{not } y(1)) \text{ and } a(5));
b(6) \le ((\text{not } y(1)) \text{ and } a(6));
b(7) \le ((\text{not } y(1)) \text{ and } a(7));
z(0) \le ((b(1) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(0))) \text{ and } c;
z(1) \le ((b(2) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(1))) \text{ and } c;
z(2) \le ((b(3) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(2))) \text{ and } c;
z(3) \le ((b(4) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(3))) \text{ and } c;
z(4) \le ((b(5) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(4))) \text{ and } c;
z(5) \le ((b(6) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(5))) \text{ and } c;
z(6) \le ((b(7) \text{ and } y(0)) \text{ or } ((\text{not } y(0)) \text{ and } b(6))) \text{ and } c;
z(7) \le (((not y(0)) and b(7))) and c;
end behave;
           ------Eight Bit Subtractor------
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity eightbitsubtractor is
port (x,y: in std logic vector(7 downto 0);
                z:out std logic vector(7 downto 0));
end entity;
architecture behave of eightbitsubtractor is
        component onebitsubtractor is
        port(x,y,cin: in std logic;
        z,cout : out std logic);
        end component;
        signal c:std_logic_vector(7 downto 0);
begin
 subtractor0:onebitsubtractor port
map(x=>x(0),y=>y(0),cin=>'0',z=>z(0),cout=>c(0));
```

```
subtractor1:onebitsubtractor port
map(x=>x(1),y=>y(1),cin=>c(0),z=>z(1),cout=>c(1));
subtractor2:onebitsubtractor port
map(x=>x(2),y=>y(2),cin=>c(1),z=>z(2),cout=>c(2));
subtractor3:onebitsubtractor port
map(x=>x(3),y=>y(3),cin=>c(2),z=>z(3),cout=>c(3));
subtractor4:onebitsubtractor port
map(x=>x(4),y=>y(4),cin=>c(3),z=>z(4),cout=>c(4));
subtractor5:onebitsubtractor port
map(x=>x(5),y=>y(5),cin=>c(4),z=>z(5),cout=>c(5));
subtractor6:onebitsubtractor port
map(x=>x(6),y=>y(6),cin=>c(5),z=>z(6),cout=>c(6));
subtractor7:onebitsubtractor port
map(x=>x(7),y=>y(7),cin=>c(6),z=>z(7),cout=>c(7));
end behave;
library std;
use std.standard.all;
library ieee;
use ieee.std logic 1164.all;
entity onebitsubtractor is
port (x,y,cin: in std_logic;
           z,cout:out std_logic);
end entity;
architecture behave of onebitsubtractor is
begin
      z \leq (cin xor (x xor y));
      cout \leq ((not x) and cin) or ((not x) and y) or (cin and y);
end behave;
```

#### Testbench.vhd

library std; use std.textio.all;

```
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
entity Testbench is
end entity;
architecture Behave of Testbench is
 -- edit the following lines to set the number of i/o's of your
 -- DUT.
 constant number_of_inputs : integer := 18; -- # input bits to your design.
 constant number_of_outputs : integer := 8; -- # output bits from your design.
 -- component port widths..
 component DUT is
  port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
      output vector: out std logic vector(number of outputs-1 downto 0));
 end component;
 -- end editing.
 signal input vector : bit vector(number of inputs-1 downto 0);
 signal output vector: bit vector(number of outputs-1 downto 0);
 signal std_output_vector : std_logic_vector(number_of_outputs-1 downto 0);
 -- create a constrained string outof
 function to_string(x: string) return string is
   variable ret_val: string(1 to x'length);
   alias lx : string (1 to x'length) is x;
 begin
   ret val := lx;
   return(ret_val);
```

```
end to_string;
begin
 process
  variable err_flag : boolean := false;
  File INFILE: text open read_mode is
"/home/sagib1707/Acads/4thsem/EE214 Digital Circuits Lab/ALU/ALU exp/sr
c/alu TRACEFILE.txt";
  FILE OUTFILE: text open write_mode is
"/home/saqib1707/Acads/4thsem/EE214_Digital_Circuits_Lab/ALU/ALU_exp/sr
c/OUTPUTS.txt";
  -- edit the next two lines to customize
  variable input vector var: bit vector (number of inputs-1 downto 0);
  variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
  variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
  variable output_comp_var: bit_vector (number_of_outputs-1 downto 0);
  constant ZZZZ : bit_vector(number_of_outputs-1 downto 0) := (others => '0');
  variable INPUT LINE: Line;
  variable OUTPUT LINE: Line;
  variable LINE COUNT: integer := 0;
 begin
  while not endfile(INFILE) loop
      -- will read a new line every 5ns, apply input,
      -- wait for 1 ns for circuit to settle.
      -- read output.
      LINE COUNT := LINE COUNT + 1;
      -- read input at current time.
      readLine (INFILE, INPUT LINE);
```

```
read (INPUT LINE, input vector var);
      read (INPUT LINE, output vector var);
      read (INPUT LINE, output mask var);
      -- apply input.
      input_vector <= input_vector_var;</pre>
       -- wait for the circuit to settle
      wait for 1 ns:
      -- check output.
      output_comp_var := (output_mask_var and (output_vector xor
output_vector_var));
      if (output_comp_var /= ZZZZ) then
       write(OUTPUT_LINE,to_string("ERROR: line "));
       write(OUTPUT LINE, LINE COUNT);
       writeline(OUTFILE, OUTPUT LINE);
       err flag := true;
      end if:
      write(OUTPUT_LINE, input_vector);
      write(OUTPUT LINE, to string(" "));
      write(OUTPUT LINE, output vector);
      writeline(OUTFILE, OUTPUT LINE);
      -- advance time by 4 ns.
      wait for 4 ns;
  end loop;
  assert (err flag) report "SUCCESS, all tests passed." severity note;
  assert (not err flag) report "FAILURE, some tests failed." severity error;
  wait:
 end process;
     output_vector <= to_bitvector(std_output_vector);</pre>
 dut instance: DUT
     port map(input vector => to stdlogicvector(input vector), output vector
=>std output vector);
```


```
end Behave;
```

#### **DUT.vhd**

```
-- A DUT entity is used to wrap your design.
-- This example shows how you can do this for the
-- eight-bit adder.
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
entity DUT is
  port(input_vector: in std_logic_vector(17 downto 0); ---Note: for alu testing (17
downto 0) for others (15 downto 0)
      output_vector: out std_logic_vector(7 downto 0));
end entity;
architecture DutWrap of DUT is
      --- Add component of eightbitadder
      --- Add component of eightbitsubtractor
      --- Add component of leftshift
      --- Add component of rightshift
      component alu is
      port( X,Y : in std_logic_vector(7 downto 0); x0,x1 : in std_logic ; Z : out
std logic vector(7 downto 0));
      end component;
begin
  -- input/output vector element ordering is critical,
  -- and must match the ordering in the trace file!
--a: eightbitadder port map(x => input_vector(15 downto 8), y =>input_vector(7
downto 0), z=> output vector);
--b: leftshift
                      port map(x => input_vector(15 downto 8), y
=>input_vector(7 downto 0), z=> output_vector);
```

- --c: rightshift port map(x => input\_vector(15 downto 8), y =>input\_vector(7 downto 0), z=> output\_vector);
- --d: eightbitsubtractor port map( $x => input\_vector(15 downto 8)$ , y
- =>input\_vector(7 downto 0), z=> output\_vector); --- Note: z = x- y
- add\_instance: alu port map(  $X => input\_vector(15 downto 8)$ ,  $Y => input\_vector(7 downto 0)$ ,  $x0 => input\_vector(16)$ ,  $x1 => input\_vector(17)$ ,  $Z => output\_vector$ ; end DutWrap;

### **Register Transfer Level Results-**



### **Gate Level Simulation Results-**

