








① ADD R_c, R_a, R_b



② ADC R_c, R_a, R_b



③ ADZ R_c, R_a, R_b




④ ADI R_b, R_a, Imm 6




⑤ NDU R_c, R_a, R_b




6. NDC Rc, Ra, Rb



9. LW Ra, Rb, Imm6




7. NDZ Rc, Ra, Rb



8. LHI Ra, Imm9




10. SW Ra, Rb, Imm6



(11) LM Ra, Imm 9

§1

§10




Z' = 1

§15

Z' = 0

§5

§11




Z' = 1

§15

Z' = 0

§12



(12) SM Ra, Imm 9

§1


§10

Z' = 1


§15

Z' = 0

§13



§14




Z' = 0

§12


Z' = 1

§15

13. BEQ Ra, Rb, Imm 6




15. JLR Ra, Rb



14. JAL Ra, Imm 4


S1



INDIVIDUAL COMPONENTS


① PC

$alu \rightarrow PC$
 $T_3 \rightarrow PC$
 $T_1 \rightarrow PC$



② Memory

$PC \rightarrow mem.a$
 $T_3 \rightarrow mem.a$
 $T_1 \rightarrow mem.a$




$T_2 \rightarrow mem.d$

③ Register file (RF)

$IR_{8-6} \rightarrow rf-A1$
 $IR_{11-9} \rightarrow rf-A1$

$IR_{5-3} \rightarrow rf-A2$
 $IR_{11-9} \rightarrow rf-A2$
 $PE \rightarrow rf-A2$

$IR_{11-9} \rightarrow rf-A3$
 $PE \rightarrow rf-A3$
 $111 \rightarrow rf-A3$



RF-D2

$t_3 \rightarrow rj-d_3$


$r_5 \rightarrow rj-d_3$

$PC \rightarrow rj-d_2$

RF-d1 $\rightarrow T_1$

$alu \rightarrow t_1(LM, SM)$


$rfd_2 \rightarrow t_2$



ALU Input 1

$PC \rightarrow alu1$
 $T_1 \rightarrow alu1$
 $T_4 \rightarrow alu1$
 $FFFF \rightarrow alu1$

$alu1$: Input 1 of alu



ALU Input 2

$+2 \rightarrow alu2$

$T_2 \rightarrow alu2$


$IR_{5-0} \rightarrow \text{sgn}6 \rightarrow alu2$

$IR_{5-0} \rightarrow \text{sgn}6 \rightarrow 1S \rightarrow alu2$

$IR_{8-0} \rightarrow \text{sgn}9 \rightarrow 1S \rightarrow alu2$




$Dec PE \rightarrow \text{sgn}9 \rightarrow alu2$

Box for 2nd input of ALU





T3 and T4
 alu \rightarrow T3
 mem.d \rightarrow T3
 alu \rightarrow T4
 sgn9 \rightarrow T4

Z' bit internal



of letter





DATA PATH

FSM

