

**Technical summary of experiments conducted in the lab (Steps, Results components (a screenshot with Schematic design might help), code functionality, etc...]**

### **Experiment 1: A simple inverter**

The main purpose of these experiments was to review Verilog and FPGA Refresher, as we did a simple inverter to turn on FPGA LED.

#### **→ Steps**

After opening VIVADO, we should create design and constraint files. In the design file whose extension is **.v**. Then, we should specify the input and the output, and write the main code inside the body of the module we should assign  $x = \sim y$ . In the constraint file whose extension is **.xdc**, we should connect the input with the output ( the input bin with the output LED), by writing this code for the bin and the LED successfully.( `set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { SW[0] }];`  
`#IO_L24N_T3_RS0_15 Sch=sw[0], #set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 }`  
`[get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]).`

#### **→ Results**

The bin labeled J15 will turn on the LED labeled H17. The LED will turn on when the bin is 0 because the FPG is actively low.

## Experiment 2: A 4-digit 7-segment display driver

The main purpose of these experiments was to design and implement a 4-digit 7-segment display driver module controlled by the 13 input switches.

### → Steps

After opening VIVADO, we should create design and constraint files. In the design file, whose extension is .v, we should specify the input and output and write the main code inside the body of the module. We should write the Four\_Digit\_Seven\_Segment\_Driver module with the code given in the lap manual.

```
module Four_Digit_Seven_Segment_Driver (
    input clk,
    input [12:0] num,
    output reg [3:0] Anode,
    output reg [6:0] LED_out
);

reg [3:0] LED_BCD;
reg [19:0] refresh_counter = 0; // 20-bit counter
wire [1:0] LED_activating_counter;

always @(posedge clk)
begin
    refresh_counter <= refresh_counter + 1;
end

assign LED_activating_counter = refresh_counter[19:18];

always @(*)
begin
    case(LED_activating_counter)
    2'b00: begin
        Anode = 4'b0111;
        LED_BCD = num/1000;
    end
    2'b01: begin
        Anode = 4'b1011;
        LED_BCD = (num % 1000)/100;
    end
    2'b10: begin
        Anode = 4'b1101;
        LED_BCD = ((num % 1000)%100)/10;
    end
    2'b11: begin
        Anode = 4'b1110;
        LED_BCD = ((num % 1000)%100)%10;
    end
    endcase
end

always @(*)
begin
    case(LED_BCD)
    4'b0000: LED_out = 7'b0000001; // "0"
    4'b0001: LED_out = 7'b1001111; // "1"
    4'b0010: LED_out = 7'b0010010; // "2"
    4'b0011: LED_out = 7'b0000110; // "3"
    4'b0100: LED_out = 7'b1001100; // "4"
    4'b0101: LED_out = 7'b0100100; // "5"
    4'b0110: LED_out = 7'b0100000; // "6"
    4'b0111: LED_out = 7'b0001111; // "7"
    4'b1000: LED_out = 7'b0000000; // "8"
    4'b1001: LED_out = 7'b0000100; // "9"
    default: LED_out = 7'b0000001; // "0"
    endcase
end
endmodule
```

In the constraint file, whose extension is **.xdc**, we should connect the output with the variables to set up the FPGA. The files correctly contain the written code.

### → Result

The 7-segment display driver module is controlled by the 13 input switches and will work correctly by the switches.

### Experiment 3: A 4-digit 7-segment display driver with optimized Divisor

This experiment is basically like the previous one (Experiment 2) with slight differences.

#### → Steps

We will use the same constraint file without any changes. However, we will use two design files Four\_Digit\_Seven\_Segment\_Driver\_Optimized.v and BCD.v. The BCD.v file contains the following code

```
module BCD (
    input [7:0] num,
    output reg [3:0] Hundreds,
    output reg [3:0] Tens,
    output reg [3:0] Ones
);
integer i;
always @(num)
begin
    //initialization
    Hundreds = 4'd0;
    Tens = 4'd0;
    Ones = 4'd0;
    for (i = 7; i >= 0 ; i = i-1 )
    begin
        if(Hundreds >= 5 )
            Hundreds = Hundreds + 3;
        if (Tens >= 5 )
            Tens = Tens + 3;
        if (Ones >= 5)
            Ones = Ones +3;

        //shift left one
        Hundreds = Hundreds << 1;
        Hundreds [0] = Tens [3];
        Tens = Tens << 1;
        Tens [0] = Ones[3];
        Ones = Ones << 1;
        Ones[0] = num[i];
    end
end
endmodule
```

This module helped us in the Four\_Digit\_Seven\_Segment\_Driver\_Optimized.v instead of write the code by this format

```
always @(*)
begin
    case(LED_activating_counter)
    2'b00: begin
        Anode = 4'b0111;
        LED_BCD = num/1000;
        end
    2'b01: begin
        Anode = 4'b1011;
        LED_BCD = (num % 1000)/100;
        end
    2'b10: begin
        Anode = 4'b1101;
        LED_BCD = ((num % 1000)%100)/10;
        end
    2'b11: begin
        Anode = 4'b1110;
        LED_BCD = ((num % 1000)%100)%10;
        end
    endcase
end
```

We wrote Ones, Tens, Hundreds, and Thousands.

#### → Results

The result of this experiment is the same result of Experiment 2.

# Compare the utilization and delay of experiment 2 vs experiment 3

	Experiment 1	Experiment 2																																																																																																																																																																																																																																																																																													
Utilization	<div>Summary</div> <table><tr><th>Resource</th><th>Utilization</th><th>Available</th><th>Utilization %</th></tr><tr><td>LUT</td><td>117</td><td>63400</td><td>0.18</td></tr><tr><td>FF</td><td>20</td><td>126800</td><td>0.02</td></tr><tr><td>IO</td><td>25</td><td>210</td><td>11.90</td></tr></table> <div>LUT 1% FF 1% IO 12%</div>	Resource	Utilization	Available	Utilization %	LUT	117	63400	0.18	FF	20	126800	0.02	IO	25	210	11.90	<div>Summary</div> <table><tr><th>Resource</th><th>Utilization</th><th>Available</th><th>Utilization %</th></tr><tr><td>LUT</td><td>42</td><td>63400</td><td>0.07</td></tr><tr><td>FF</td><td>20</td><td>126800</td><td>0.02</td></tr><tr><td>IO</td><td>24</td><td>210</td><td>11.43</td></tr></table> <div>LUT 1% FF 1% IO 11%</div>	Resource	Utilization	Available	Utilization %	LUT	42	63400	0.07	FF	20	126800	0.02	IO	24	210	11.43																																																																																																																																																																																																																																																													
Resource	Utilization	Available	Utilization %																																																																																																																																																																																																																																																																																												
LUT	117	63400	0.18																																																																																																																																																																																																																																																																																												
FF	20	126800	0.02																																																																																																																																																																																																																																																																																												
IO	25	210	11.90																																																																																																																																																																																																																																																																																												
Resource	Utilization	Available	Utilization %																																																																																																																																																																																																																																																																																												
LUT	42	63400	0.07																																																																																																																																																																																																																																																																																												
FF	20	126800	0.02																																																																																																																																																																																																																																																																																												
IO	24	210	11.43																																																																																																																																																																																																																																																																																												
Report	<p>The LUT Utilization of the second experiment is more than the third experiment as the second is 117 and the third is 42 (0.18% for the second experiment and 0.07% for the third one). However, the availability is the same for both experiments. The FF in Utilization and availability for both experiments is the same. IO in the second experiment (25) is more than the third experiment (24) by 1, which is 11.90% for the second experiment and 11.43% for the third one.</p> <ul style="list-style-type: none"><li><b>Efficiency:</b> The third experiment shows lower LUT utilization (0.07% vs. 0.18%), which might indicate better efficiency or less complexity in the design.</li><li><b>Detail:</b> The second summary provides more detailed breakdowns of specific logic blocks and configurations, which could be useful for deeper analysis.</li><li><b>Specifics:</b> The third experiment provides more details on IO and memory, which could be crucial depending on the design requirements.</li></ul>																																																																																																																																																																																																																																																																																														
Timing summary hold	<div>Unconstrained Paths - NONE - NONE - Hold</div> <table><tr><th>Name</th><th>Stack</th><th>Levels</th><th>Routes</th><th>High Fanout</th><th>From</th><th>To</th><th>Total Delay</th><th>Logic Delay</th><th>Net Delay</th><th>Requirement</th><th>Source Clock</th><th>Destination Clock</th><th>Exception</th><th>Clock Uncertainty</th></tr><tr><td>% Path 28</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[2]</td><td>3.344</td><td>1.887</td><td>1.447</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 29</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[0]</td><td>3.380</td><td>1.911</td><td>1.479</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 30</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[4]</td><td>3.395</td><td>1.857</td><td>1.538</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 31</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[1]</td><td>3.529</td><td>1.824</td><td>1.605</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 32</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[5]</td><td>3.720</td><td>1.919</td><td>1.801</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 33</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[3]</td><td>3.725</td><td>1.914</td><td>1.812</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr><tr><td>% Path 34</td><td>=</td><td>7</td><td>5</td><td>8</td><td>num[8]</td><td>LED_out[6]</td><td>3.752</td><td>1.940</td><td>1.812</td><td>=</td><td>input port clock</td><td></td><td></td><td>0.000</td></tr></table>	Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty	% Path 28	=	7	5	8	num[8]	LED_out[2]	3.344	1.887	1.447	=	input port clock			0.000	% Path 29	=	7	5	8	num[8]	LED_out[0]	3.380	1.911	1.479	=	input port clock			0.000	% Path 30	=	7	5	8	num[8]	LED_out[4]	3.395	1.857	1.538	=	input port clock			0.000	% Path 31	=	7	5	8	num[8]	LED_out[1]	3.529	1.824	1.605	=	input port clock			0.000	% Path 32	=	7	5	8	num[8]	LED_out[5]	3.720	1.919	1.801	=	input port clock			0.000	% Path 33	=	7	5	8	num[8]	LED_out[3]	3.725	1.914	1.812	=	input port clock			0.000	% Path 34	=	7	5	8	num[8]	LED_out[6]	3.752	1.940	1.812	=	input port clock			0.000	<div>Unconstrained Paths - NONE - NONE - Hold</div> <table><tr><th>Name</th><th>Stack</th><th>Levels</th><th>Routes</th><th>High Fanout</th><th>From</th><th>To</th><th>Total Delay</th><th>Logic Delay</th><th>Net Delay</th><th>Requirement</th><th>Source Clock</th><th>Destination Clock</th><th>Exception</th><th>Clock Uncertainty</th></tr><tr><td>% Path 11</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[1]C</td><td>refresh_counter_reg[1]D</td><td>0.357</td><td>0.249</td><td>0.108</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 12</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[1]C</td><td>refresh_counter_reg[1]D</td><td>0.357</td><td>0.249</td><td>0.108</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 13</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[3]C</td><td>refresh_counter_reg[3]D</td><td>0.357</td><td>0.249</td><td>0.108</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 14</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[7]C</td><td>refresh_counter_reg[7]D</td><td>0.357</td><td>0.249</td><td>0.108</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 15</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[12]C</td><td>refresh_counter_reg[12]D</td><td>0.361</td><td>0.256</td><td>0.105</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 16</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[10]C</td><td>refresh_counter_reg[10]D</td><td>0.361</td><td>0.256</td><td>0.105</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 17</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[4]C</td><td>refresh_counter_reg[4]D</td><td>0.361</td><td>0.256</td><td>0.105</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 18</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[9]C</td><td>refresh_counter_reg[9]D</td><td>0.361</td><td>0.256</td><td>0.105</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 19</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[10]C</td><td>refresh_counter_reg[10]D</td><td>0.361</td><td>0.252</td><td>0.109</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 20</td><td>=</td><td>2</td><td>1</td><td>1</td><td>refresh_counter_reg[14]C</td><td>refresh_counter_reg[14]D</td><td>0.361</td><td>0.252</td><td>0.109</td><td>=</td><td></td><td></td><td></td><td></td></tr></table>	Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty	% Path 11	=	2	1	1	refresh_counter_reg[1]C	refresh_counter_reg[1]D	0.357	0.249	0.108	=					% Path 12	=	2	1	1	refresh_counter_reg[1]C	refresh_counter_reg[1]D	0.357	0.249	0.108	=					% Path 13	=	2	1	1	refresh_counter_reg[3]C	refresh_counter_reg[3]D	0.357	0.249	0.108	=					% Path 14	=	2	1	1	refresh_counter_reg[7]C	refresh_counter_reg[7]D	0.357	0.249	0.108	=					% Path 15	=	2	1	1	refresh_counter_reg[12]C	refresh_counter_reg[12]D	0.361	0.256	0.105	=					% Path 16	=	2	1	1	refresh_counter_reg[10]C	refresh_counter_reg[10]D	0.361	0.256	0.105	=					% Path 17	=	2	1	1	refresh_counter_reg[4]C	refresh_counter_reg[4]D	0.361	0.256	0.105	=					% Path 18	=	2	1	1	refresh_counter_reg[9]C	refresh_counter_reg[9]D	0.361	0.256	0.105	=					% Path 19	=	2	1	1	refresh_counter_reg[10]C	refresh_counter_reg[10]D	0.361	0.252	0.109	=					% Path 20	=	2	1	1	refresh_counter_reg[14]C	refresh_counter_reg[14]D	0.361	0.252	0.109	=				
Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty																																																																																																																																																																																																																																																																																	
% Path 28	=	7	5	8	num[8]	LED_out[2]	3.344	1.887	1.447	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 29	=	7	5	8	num[8]	LED_out[0]	3.380	1.911	1.479	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 30	=	7	5	8	num[8]	LED_out[4]	3.395	1.857	1.538	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 31	=	7	5	8	num[8]	LED_out[1]	3.529	1.824	1.605	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 32	=	7	5	8	num[8]	LED_out[5]	3.720	1.919	1.801	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 33	=	7	5	8	num[8]	LED_out[3]	3.725	1.914	1.812	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
% Path 34	=	7	5	8	num[8]	LED_out[6]	3.752	1.940	1.812	=	input port clock			0.000																																																																																																																																																																																																																																																																																	
Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty																																																																																																																																																																																																																																																																																	
% Path 11	=	2	1	1	refresh_counter_reg[1]C	refresh_counter_reg[1]D	0.357	0.249	0.108	=																																																																																																																																																																																																																																																																																					
% Path 12	=	2	1	1	refresh_counter_reg[1]C	refresh_counter_reg[1]D	0.357	0.249	0.108	=																																																																																																																																																																																																																																																																																					
% Path 13	=	2	1	1	refresh_counter_reg[3]C	refresh_counter_reg[3]D	0.357	0.249	0.108	=																																																																																																																																																																																																																																																																																					
% Path 14	=	2	1	1	refresh_counter_reg[7]C	refresh_counter_reg[7]D	0.357	0.249	0.108	=																																																																																																																																																																																																																																																																																					
% Path 15	=	2	1	1	refresh_counter_reg[12]C	refresh_counter_reg[12]D	0.361	0.256	0.105	=																																																																																																																																																																																																																																																																																					
% Path 16	=	2	1	1	refresh_counter_reg[10]C	refresh_counter_reg[10]D	0.361	0.256	0.105	=																																																																																																																																																																																																																																																																																					
% Path 17	=	2	1	1	refresh_counter_reg[4]C	refresh_counter_reg[4]D	0.361	0.256	0.105	=																																																																																																																																																																																																																																																																																					
% Path 18	=	2	1	1	refresh_counter_reg[9]C	refresh_counter_reg[9]D	0.361	0.256	0.105	=																																																																																																																																																																																																																																																																																					
% Path 19	=	2	1	1	refresh_counter_reg[10]C	refresh_counter_reg[10]D	0.361	0.252	0.109	=																																																																																																																																																																																																																																																																																					
% Path 20	=	2	1	1	refresh_counter_reg[14]C	refresh_counter_reg[14]D	0.361	0.252	0.109	=																																																																																																																																																																																																																																																																																					
Report	<p>There is a significant difference between both experiments in the total, logic, and net delays, as it shown that the the delay of third experiment is less that the delay of the second one.</p>																																																																																																																																																																																																																																																																																														
Timing summary Setup	<div>Unconstrained Paths - NONE - NONE - Setup</div> <table><tr><th>Name</th><th>Stack</th><th>Levels</th><th>Routes</th><th>High Fanout</th><th>From</th><th>To</th><th>Total Delay</th><th>Logic Delay</th><th>Net Delay</th><th>Requirement</th><th>Source Clock</th><th>Destination Clock</th><th>Exception</th><th>Clock Uncertainty</th></tr><tr><td>% Path 21</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[3]</td><td>27.123</td><td>9.363</td><td>17.760</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 22</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[5]</td><td>27.065</td><td>9.368</td><td>17.697</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 23</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[6]</td><td>27.047</td><td>9.380</td><td>17.657</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 24</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[1]</td><td>26.665</td><td>9.609</td><td>17.056</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 25</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[2]</td><td>26.554</td><td>9.582</td><td>16.972</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 26</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[4]</td><td>26.413</td><td>9.221</td><td>17.192</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 27</td><td>=</td><td>18</td><td>12</td><td>27</td><td>num[12]</td><td>LED_out[0]</td><td>26.323</td><td>9.350</td><td>16.973</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr></table>	Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty	% Path 21	=	18	12	27	num[12]	LED_out[3]	27.123	9.363	17.760	=	input port clock				% Path 22	=	18	12	27	num[12]	LED_out[5]	27.065	9.368	17.697	=	input port clock				% Path 23	=	18	12	27	num[12]	LED_out[6]	27.047	9.380	17.657	=	input port clock				% Path 24	=	18	12	27	num[12]	LED_out[1]	26.665	9.609	17.056	=	input port clock				% Path 25	=	18	12	27	num[12]	LED_out[2]	26.554	9.582	16.972	=	input port clock				% Path 26	=	18	12	27	num[12]	LED_out[4]	26.413	9.221	17.192	=	input port clock				% Path 27	=	18	12	27	num[12]	LED_out[0]	26.323	9.350	16.973	=	input port clock				<div>Unconstrained Paths - NONE - NONE - Setup</div> <table><tr><th>Name</th><th>Stack</th><th>Levels</th><th>Routes</th><th>High Fanout</th><th>From</th><th>To</th><th>Total Delay</th><th>Logic Delay</th><th>Net Delay</th><th>Requirement</th><th>Source Clock</th><th>Destination Clock</th><th>Exception</th><th>Clock Uncertainty</th></tr><tr><td>% Path 1</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[0]</td><td>13.733</td><td>4.962</td><td>8.771</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 2</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[1]</td><td>13.528</td><td>4.796</td><td>8.734</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 3</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[4]</td><td>13.358</td><td>5.185</td><td>8.173</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 4</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[2]</td><td>13.262</td><td>5.293</td><td>8.068</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 5</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[6]</td><td>13.226</td><td>4.954</td><td>8.272</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 6</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[3]</td><td>13.124</td><td>4.959</td><td>8.173</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 7</td><td>=</td><td>9</td><td>8</td><td>11</td><td>num[8]</td><td>LED_out[5]</td><td>12.859</td><td>4.951</td><td>7.908</td><td>=</td><td>input port clock</td><td></td><td></td><td></td></tr><tr><td>% Path 8</td><td>=</td><td>3</td><td>2</td><td>10</td><td>refresh_counter_reg[18]C</td><td>Aclock[8]</td><td>6.370</td><td>3.474</td><td>2.896</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 9</td><td>=</td><td>3</td><td>2</td><td>10</td><td>refresh_counter_reg[19]C</td><td>Aclock[9]</td><td>6.230</td><td>3.243</td><td>2.987</td><td>=</td><td></td><td></td><td></td><td></td></tr><tr><td>% Path 10</td><td>=</td><td>3</td><td>2</td><td>10</td><td>refresh_counter_reg[19]C</td><td>Aclock[9]</td><td>6.116</td><td>3.251</td><td>2.865</td><td>=</td><td></td><td></td><td></td><td></td></tr></table>	Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty	% Path 1	=	9	8	11	num[8]	LED_out[0]	13.733	4.962	8.771	=	input port clock				% Path 2	=	9	8	11	num[8]	LED_out[1]	13.528	4.796	8.734	=	input port clock				% Path 3	=	9	8	11	num[8]	LED_out[4]	13.358	5.185	8.173	=	input port clock				% Path 4	=	9	8	11	num[8]	LED_out[2]	13.262	5.293	8.068	=	input port clock				% Path 5	=	9	8	11	num[8]	LED_out[6]	13.226	4.954	8.272	=	input port clock				% Path 6	=	9	8	11	num[8]	LED_out[3]	13.124	4.959	8.173	=	input port clock				% Path 7	=	9	8	11	num[8]	LED_out[5]	12.859	4.951	7.908	=	input port clock				% Path 8	=	3	2	10	refresh_counter_reg[18]C	Aclock[8]	6.370	3.474	2.896	=					% Path 9	=	3	2	10	refresh_counter_reg[19]C	Aclock[9]	6.230	3.243	2.987	=					% Path 10	=	3	2	10	refresh_counter_reg[19]C	Aclock[9]	6.116	3.251	2.865	=				
Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty																																																																																																																																																																																																																																																																																	
% Path 21	=	18	12	27	num[12]	LED_out[3]	27.123	9.363	17.760	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 22	=	18	12	27	num[12]	LED_out[5]	27.065	9.368	17.697	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 23	=	18	12	27	num[12]	LED_out[6]	27.047	9.380	17.657	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 24	=	18	12	27	num[12]	LED_out[1]	26.665	9.609	17.056	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 25	=	18	12	27	num[12]	LED_out[2]	26.554	9.582	16.972	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 26	=	18	12	27	num[12]	LED_out[4]	26.413	9.221	17.192	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 27	=	18	12	27	num[12]	LED_out[0]	26.323	9.350	16.973	=	input port clock																																																																																																																																																																																																																																																																																				
Name	Stack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception	Clock Uncertainty																																																																																																																																																																																																																																																																																	
% Path 1	=	9	8	11	num[8]	LED_out[0]	13.733	4.962	8.771	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 2	=	9	8	11	num[8]	LED_out[1]	13.528	4.796	8.734	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 3	=	9	8	11	num[8]	LED_out[4]	13.358	5.185	8.173	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 4	=	9	8	11	num[8]	LED_out[2]	13.262	5.293	8.068	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 5	=	9	8	11	num[8]	LED_out[6]	13.226	4.954	8.272	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 6	=	9	8	11	num[8]	LED_out[3]	13.124	4.959	8.173	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 7	=	9	8	11	num[8]	LED_out[5]	12.859	4.951	7.908	=	input port clock																																																																																																																																																																																																																																																																																				
% Path 8	=	3	2	10	refresh_counter_reg[18]C	Aclock[8]	6.370	3.474	2.896	=																																																																																																																																																																																																																																																																																					
% Path 9	=	3	2	10	refresh_counter_reg[19]C	Aclock[9]	6.230	3.243	2.987	=																																																																																																																																																																																																																																																																																					
% Path 10	=	3	2	10	refresh_counter_reg[19]C	Aclock[9]	6.116	3.251	2.865	=																																																																																																																																																																																																																																																																																					
Report	<p>There is a significant difference between both experiments in the total, logic, and net delays, as it shown that the the delay of third experiment is less that the delay of the second one.</p> <p>This means that in terms of timing and delay, the third experiment is more efficient than the second experiment.</p>																																																																																																																																																																																																																																																																																														