Labs 5: Single Cycle Implementation of RISC-V (part 3)

Objectives:

The objective of this lab is to complete the implementation of the RISC-V single cycle datapath and to test it on the Nexys A7 trainer board.

This lab is organized as follows:

- 1. An introduction
- 2. Experiments to be conducted
- 3. Lab Report Requirements

Introduction:

In the previous labs, you should have completed the Verilog modeling and simulation of all non-memory components shown in Figure 1 assuming that we only need to support the following RV32I ISA subset:

- Memory reference: LW (I-Format), SW (S-Format)
- Arithmetic/logical: ADD, SUB, AND, OR (R-Format)
- Control transfer: BEO (SB-Format)

The goal of this lab is to model the memory components (both the instruction memory and the data memory) and to construct the entire datapath out of previously modelled components.




Figure 1 RISC-V Single Cycle Datapath

Table 1 shows the instruction encoding for the RV32I instructions highlighting the supported instructions:

imm 31:12 0110111 LUI AUIPO 0010111 imm 31:12 rd imm 20 10:1 11 19:12 1101111 JAL rd imm 12 10:5 n[4:1]11 BEQ rsl 000 110001 00 BNE imm 12 10:5 rs2 100 imm 4:1 11 1100011 imm 12 10:5 rs2 101 imme 4-1/11 1100011 BOE rsl imm 12 10:5 rs2 rsl imm 4:1 11 1100011 BLTU imm 4:1|11 imm 12:10:5 111 BGEU rs/2 rsl 1100011 000 0000011 LB imm 11:0 ral rd TS. 100 0000001 LBI imm 11:0 rel 101 rd 000001 LHU imm[11:5] rsl 000 mm 4:0 0100011 SB 001 010001 SH mm 11:5 SW ADD: rs. imm 11:0 010 0010011 rs. rd SLTI imm[11:0 rsl 011 rd SLTTU imm 11:0 rd 001001 XORI DR. imm 11:0 110 001001 ORI imm 11:0 001001 ANDI 0000000 shamt ral 001 rd 0010011 SLLI 0000000 101 0010011 SRLI shamt rsl rd 0100000 SRAI 000 0110011 ADD ти2 rd ral 0100000 0000000 ги2 010 rd 0110011 SLT rs! 0000000 **TS2** ral 011 rd 0110011 SLTU 0000000 rs2 rsl 100 rd 0110011 XOR 0000000 101 0110011 SRL rs2rsl rd 0100000 **TS2** rsl rd 0000000 111 0110011 rsl

Table 1 RV32I instructions encoding

In this lab we are going to conduct the following experiments:

- 1. Instruction Memory Modelling and Simulation
- 2. Data Memory Modelling and Simulation

Note: Students should be working in pairs to implement the following experiments

Experiments:

Experiment 1: Instruction Memory Modelling and Simulation

RISC-V processor has a byte addressable instruction memory with a maximum capacity of 1 Giga Words (4 GBytes) with 32 address bits. Figure 2 shows the RISC-V instruction memory. This is not suitable for our experimental setup since we cannot implement this amount of memory on the FPGA board. Also, since there is an implicit assumption that only entire words can be read out of the instruction memory, we will implement <u>a word addressable</u> instruction memory with a maximum capacity of 64 words (256 bytes) with 6 address bits; however, since the PC contains the byte address of the instruction to be executed, we must divide it by 4 (discard

the least significant 2 bits) before connecting it to the read address input of the instruction memory to convert it to a word address.




Figure 2 RISC-V Instruction Memory

The instruction memory module can be defined as follows:

```
module InstMem (input [5:0] addr, output [31:0] data_out);
   reg [31:0] mem [0:63];
   assign data_out = mem[addr];
endmodule
```

Define a testbench module to simulate the instruction memory you defined. Since the instruction memory as defined above is essentially a read only memory (ROM), you will need to initialize some of the entries of the memory to test it. You can do so by adding an initial block inside the InstMem module.

Your testbench needs to include at least 5 test cases and verification codes.

Experiment 2: Data Memory Modelling and Simulation

Figure 3 shows the RISC-V data memory. For similar reasons to the instruction memory, we will implement <u>a word addressable</u> data memory with a maximum capacity of 64 words (256 bytes) with 6 address bits. Similarly, since the ALU computes the byte address of the data item to be loaded or stored, we must divide it by 4 (discard the least significant 2 bits) before connecting it to the address input of the data memory to convert it to a word address. Please note that the data memory also has a clock input that is not show in the diagram.




Figure 3 RISC-V Data Memory

The data memory module can be defined as follows:

```
module DataMem
   (input clk, input MemRead, input MemWrite,
   input [5:0] addr, input [31:0] data_in, output [31:0] data_out);
   reg [31:0] mem [0:63];
   ......
endmodule
```

Define a testbench module to simulate the data memory you defined. Please note that the data memory allows for **asynchronous reading** and **synchronous writing** and can be tested without being initialized. (why?, what does asynchronous read means?)

Lab5 Report Requirements

Report of Lab5 should include:

- 1. [0 pts] Your name and student ID.
- 2. [2 pts] A technical summary of experiments 1 and 2 as conducted in the lab (steps, results, components, code functionality, etc.)
- 3. [4 pts] All Verilog code written (including testbenches) for experiments 1 and 2
- 4. [4 pts] Snapshot of simulation output corresponding to each submitted testbench with a **brief interpretation** of the snapshot