C code

9 VLIW [60 points]

You are the human compiler for a VLIW processor whose specifications are as follows:

- There are a total of 7 functional units: 3 load units, 1 store unit, 1 addition unit, 1 multiplication unit, and 1 branch unit.
- The VLIW processor can **only** execute assembly operations listed in Table 1. The table shows the instructions that each functional unit can execute and each instructon's semantics. Note that the load_inc/store_inc instructions automatically increment the address source register r_{src2} by 1, after data is loaded/stored.
- All assembly operations have a 1-cycle latency (including load, load_inc, store, and store_inc).
- This machine has 32 registers (r0, r1, ..., r31).
- The registers are read at the rising edge and written at the falling edge of the clock.
- The memory is word-addressable (1 word = 4 bytes).
- The VLIW processor operates at 1 GHz.

Functional	Operation (in assembly notation)	Semantics		
Unit Type	operation (in assembly notation)			
	load r_{dst} , [r_{src1} , r_{src2} , #offset]	$\mathbf{r}_{dst} := \mathrm{MEM}[\mathbf{r}_{src1} + \mathbf{r}_{src2} + \#\mathrm{offset}]$		
load	load_inc r _{dst} , [r _{src1} , r _{src2} , #offset]	$\mathbf{r}_{dst} := \mathrm{MEM}[\mathbf{r}_{src1} + \mathbf{r}_{src2} + \#\mathrm{offset}]$		
	Toda_Ind Tast/ [Isrci/ Isrc2/ #011880]	$\mathbf{r}_{src2} := \mathbf{r}_{src2} + 1$		
	store [r_{src1} , r_{src2} , #offset], r_{src3}	$ ext{MEM}[ext{r}_{src1} + ext{r}_{src2} + \# ext{offset}] := ext{r}_{src3}$		
store	store_inc [r _{src1} , r _{src2} , #offset], r _{src3}	$ ext{MEM}[ext{r}_{src1} + ext{r}_{src2} + \# ext{offset}] := ext{r}_{src3}$		
	Score_ine [isrci, isrc2, molloce], isrcs	$\mathbf{r}_{src2} := \mathbf{r}_{src2} + 1$		
addition	add r $_{dst}$, r $_{src1}$, r $_{src2}$	$\mathbf{r}_{dst} \coloneqq \mathbf{r}_{src1} + \mathbf{r}_{src2}$		
multiplication	mult r_{dst} , r_{src1} , r_{src2}	$\mathbf{r}_{dst} := \mathbf{r}_{src1} imes \mathbf{r}_{src2}$		
branch	bne r $_{src1}$, #offset, TARGET	branch to TARGET if \mathbf{r}_{src1} is not equal to $\#\operatorname{offset}$		
(any of the above)	NOP	Functional unit is idle for one cycle		

Table 1: Assembly operations of the target VLIW processor. #offset indicates an immediate value.

Figure 1 shows the C code and its equivalent assembly code for the application that we will execute in this VLIW processor. Assume that N is an even positive integer throughout this question.

In the assembly code, registers r29, r30, and r31 hold the base addresses of the C-code arrays A, B, and C, respectively. Register r0 is initialized with 0 and register r1 is initialized with 1.

```
Assembly code
 // An integer is 4 bytes long
                                                                          int A[N+1];
                                                       r2, [r31, r0, #0]
                                        (v1) load inc
                                                    r3, [r29, r1, #0]
                                        (v2) load
int C[N+1];
                                         (v3) load
                                                     r4 \;,\; [\; r\; 30 \;,\; r\; 1 \;,\; \#\; 0]
// r5 := r2 * r3 
 <math>// r6 := r5 + r4
                                                                           r5
                                        (v4) mult
                                                     {\bf r\,5}\ ,\quad {\bf r\,2}\ ,\quad {\bf r\,3}
                                         (v5) add
                                                     r6, r5, r4
                                        (v6) store_inc [r31, r1,
(v7) bne r1, #N, LOOP
```

Figure 1: C and assembly codes. (v1) .. (v7) are instruction labels.

Final Exam Page 20 of 27

(a) [30 points] Your goal in this question is to statically schedule the instructions in Figure 1 to the VLIW processor specified above. Table 2 (on the next page) represents the occupancy of each functional unit during the execution of the assembly code in Figure 1.

For the assembly code given in Figure 1, fill in Table 2 with the appropriate VLIW instructions.

In your solution, **minimize the number of VLIW instructions**, and ensure that each instruction is scheduled to execute **as soon as possible**. Table 2 should only contain assembly operations supported by the VLIW processor, as described in Table 1.

	Functional Unit							
VLIW Instruction	Load	Load	Load	Store	Mult	Add	Branch	
1 LOOP:	load_inc r2, [r31, r0, #0]	load r3, [r29, r1, #0]	load r4, [r30, r1, #0]	NOP	NOP	NOP	NOP	
2	NOP	NOP	NOP	NOP	mult r5, r2, r3	NOP	NOP	
3	NOP	NOP	NOP	NOP	NOP	add r6, r5, r4	NOP	
4	NOP	NOP	NOP	store_inc [r31, r1, #0], r6	NOP	NOP	NOP	
5	NOP	NOP	NOP	NOP	NOP	NOP	bne r1, #N, LOOP	
6								
7								
8								
9								
10								
11								
12								
13								
14								
15								

Table 2

(b) [15 points] What is the ratio between the number of useful operations and the number of VLIW instructions in your code? A useful operation refers to any assembly operation that is *not* a NOP.

 $\frac{7}{5}$ useful operations per VLIW instruction.

Explanation.

There are a total of 7 assembly operations (excluding NOPs) composing 5 VLIW instructions.

(c) [15 points] What is the execution time (in cycles) of the VLIW processor when executing the sequence of instructions in Table 2, as a function of the loop counter N? Show your work.

 $Execution\ time\ =\ 5\times N.$

Explanation.

A single iteration of the loop takes 5 clock cycles to execute. Since the loop repeats N times, the total execution time is equal to $5 \times N$.

Final Exam Page 21 of 27