4. (10 points) There are four Verilog code snippets in this section. Only one of these codes is syntactically correct. All others have a problem with the **syntax**. For each code, first state whether or not there is a mistake. If there is a mistake explain how to correct it. Note: Assume that the behavior as described, is correct

(a)

**Solution:** This code is correct. The distribution of the data bits may seem strange, but we are not checking for behviour.

(b)

```
module mux2 ( input [1:0] i, input sel, output z);

assign z= (sel) ? i[1]:i[0];

endmodule

module two ( input [3:0] data, input sel1, input sel2, output z);

mux2 i0 (.i(data[1:0]), .sel(sel1), .z(m[0]) );
mux2 i1 (.i(data[3:2]), .sel(sel1), .z(m[1]) );
mux2 i2 (.i(m), .sel(sel2), .z(z) );

endmodule
```

**Solution:** This code has mistakes. In module two there is an additional signal m used. This has not been declared, it should be declared as wire [1:0] m;.

First Session Exam Page 9 of 18

(c)

**Solution:** This code has mistakes. The condition checking for sel has been written as = which is an assignment. It should be == in both instances.

(d)

**Solution:** This code has mistakes. There are 3 separate if statements following always. These should be within a begin ... end block. Note that, it would not be correct to have three separate always statements as this would mean driving the signal z from three different processes.

First Session Exam Page 10 of 18