5. Memory Consistency [40 points]

There are 2 threads with 4 instructions. The two threads are executed concurrently on a dual-core processor. Assume that registers in both cores are initialized with the values shown in the table below. The instructions of each thread are also shown below.

R1	1
R2	2
R3	3
R4	4

Thread A	Thread B
ST R1, 0x1000	ST R3, 0x1000
LD R5, 0x1000	LD R5, 0x1000
ADD R5, R5, R2	ADD R5, R5, R4
ST R5, 0x1000	ST R5, 0x1000

(a)	Assume the	${\it dual\text{-}core}$	processor	implements	sequential	consistency.	List all	l the	possible	values
	that can be	stored in a	address 0x	1000, assum	ing both th	reads run to	complet	ion.		

3, 5, 7, 9

(b) How many different memory instruction interleavings of the 2 threads will guarantee a value of 0x9 in address 0x1000, assuming both threads run to completion? Show your work.

4

pos		at the dual-cos s that can be s swer briefly.			
	3, 5, 7, 9				
	Thread B n	might never sees that of a see		A, but the re	sult will be