2. The following Verilog code defines a combinational circuit. We are interested in finding out the timing properties of this circuit.

```
module gandalf ( input [3:0] a, input e, output z);
    wire b, c, d;
3
     reg f;
4
     assign d = (a[3] & (a[2] | b));
6
7
     always @ (*)
       f \le a[3] \& b;
10
     assign z = (e) ? d : f;
11
     assign b = a[0] & a[1];
12
13
  endmodule
```


The circuit is implemented using only the following basic logic building blocks: 2-input AND, 2-input OR, 2:1 Multiplexer, Inverter. The delay from any input to the output for each basic building block is given in the table below:

Description	Delay [ps]
2-input AND gate	100
2-input OR gate	120
Inverter	50
2:1 Multiplexer	180

Continue to the next page.

First Session Exam Page 3 of 18

(a) (4 points) Draw a gate-level circuit diagram of the circuit using **only** the following basic logic gates: 2-input AND, 2-input OR, 2:1 Multiplexer, Inverter. *Note: there is no need for optimizations.* 



(b) (3 points) Determine the propagation delay of the circuit. Draw it on your schematic, and calculate the propagation delay using the delay values from the table.

Solution: 
$$t_{pd} = t_{pd,AND} + t_{pd,OR} + t_{pd,AND} + t_{pd,INV} + t_{pd,MUX}$$
 
$$= 100 \, ps + 120 \, ps + 100 \, ps + 50 \, ps + 180 \, ps$$
 
$$= 550 \, ps$$

(c) (3 points) Determine the contamination delay of the circuit. Draw it on your schematic, and calculate the contamination delay using the delay values from the table.

Solution: 
$$t_{pd} = t_{pd,INV} + t_{pd,MUX}$$

$$= 50 \, ps + 180 \, ps$$

$$= 230 \, ps$$

First Session Exam Page 4 of 18