

Initials:

---

## 8. [Bonus] Mystery Instruction Strikes Back [50 points]

That pesky engineer implemented yet another mystery instruction on the LC-3b. It is your job to determine what the instruction does. The mystery instruction is encoded as:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1010				DR			SR1			0	0	0	0	0	0

The modifications we make to the LC-3b datapath and the microsequencer are highlighted in the attached figures (see the next three pages after the question). We also provide the original LC-3b state diagram, in case you need it.

In this instruction, we specify SR2OUT to always output REG[SR1], and SR2MUX to output value from the REGFILE. Each register has a width of 16 bits.

The additional control signals are:

**GateTEMP1/1:** NO, YES

**GateTEMP2/1:** NO, YES

**LD.TEMP1/1:** NO, LOAD

**LD.TEMP2/1:** NO, LOAD

**ALUK/3:** OR1 ( $A \mid 0x1$ ), XOR ( $A \wedge B$ ), LSHF1 ( $A \ll 1$ ), PASSA, PASS0 (Pass value 0), PASS16 (Pass value 16)

**Reg\_IN\_MUX/2:** BUS (passes value from BUS), EQ0 (passes the value from the `==0?` comparator). BUS is asserted if this signal is not specified.

**COND/4:**

COND<sub>0000</sub> ;Unconditional

COND<sub>0001</sub> ;Memory Ready

COND<sub>0010</sub> ;Branch

COND<sub>0011</sub> ;Addressing mode

COND<sub>0100</sub> ;Mystery 1

COND<sub>1000</sub> ;Mystery 2 (which is set based on the 0th bit of TEMP1)

The microcode for the instruction is given in the table on the next page.

Initials: \_\_\_\_\_

State	Cond	J	Asserted Signals
001010 (10)	COND <sub>0000</sub>	001011	ALUK = PASS0, GateALU, LD.REG, DRMUX = DR (IR[11:9])
001011 (11)	COND <sub>0000</sub>	101000	ALUK = PASSA, GateALU, LD.TEMP1, SR1MUX = SR1 (IR[8:6])
101000 (40)	COND <sub>0000</sub>	100101	ALUK = PASS16, GateALU, LD.TEMP2
100101 (37)	COND <sub>1000</sub>	101101	ALUK = LSHF1, GateALU, LD.REG, SR1MUX = DR, DRMUX = DR (IR[11:9])
111101 (61)	COND <sub>0000</sub>	101101	ALUK = OR1, GateALU, LD.REG, SR1MUX = DR, DRMUX = DR (IR[11:9])
101101 (45)	COND <sub>0000</sub>	111111	GateTEMP1, LD.TEMP1
111111 (63)	COND <sub>0100</sub>	100101	GateTEMP2, LD.TEMP2
110101 (53)	COND <sub>0000</sub>	010010	GateALU, ALUK = XOR, SR1MUX = DR (IR[11:9]) LD.REG, DRMUX = DR (IR[11:9]), Reg_IN_MUX = EQ0


Describe what this instruction does.

Determines if the 16-bit value stored in SR1 is a Palindrome itself.


**Code:**

```
State 10: DR ← 0
State 11: TEMP1 ← value(SR1)
State 40: TEMP2 ← 16
State 37: DR = DR << 1
          if (TEMP1[0] == 0)
            goto State 45
          else
            goto State 61
State 61: DR = DR | 0x1
State 45: TEMP1 = TEMP1 >> 1
State 63: DEC TEMP2
          if (TEMP2 == 0)
            goto State 53
          else
            goto State 37
State 53: DR = DR ^ SR1
```

Initials:






Initials: \_\_\_\_\_



Initials:

---



Initials:

