



### 1.3 Performance Evaluation [10 points]

The execution time of a given benchmark is 100 *ms* on a 500 *MHz* processor. An ETH alumnus, designing the next generation of the processor, notices that a new implementation enables the processor to run at 750 *MHz*. However, the modifications increase the CPI by 20% for the same benchmark.

- (a) [4 points] What is the execution time expressed in terms of the number of cycles taken for the **old** generation of the processor (i.e., before the modifications)?

Assuming that the IPC is 2, what is the number of instructions in the benchmark?

**Answer:** Execution time is **50 Million cycles**. The benchmark has **100 Million instructions**.

**Explanation:**

Clock frequency is 500 *MHz*. Then each cycle takes  $1/(500 \times 10^{-6}) = 2ns$ .

Total execution time in cycles is  $100ms/2ns = 50\text{Million}$  cycles.

2 instructions per cycle. Then, the total number of instructions:  $2 \times 50M = 100M$

- (b) [3 points] What is the execution time of the benchmark in *milliseconds* for the **new** generation of the processor?

**Answer: 80 ms.**

**Explanation:**

$Execution\ Time = [Number\ of\ Instructions] \times [CPI] \times [Frequency^{-1}]$

Let's say that the CPI of baseline is  $c$ , and number of instructions is  $i$ .

Then the execution time of baseline:

$(c \times i)/(500 \times 10^6) = 100 \times 10^{-3}\ seconds \Rightarrow (c \times i) = 5 \times 10^7$

The execution time after modifications:  $((1.2 \times c) \times i)/(750 \times 10^6)$

$T = ((1.2 \times (c \times i))/(750 \times 10^6)\ seconds.$

$T = ((1.2 \times (5 \times 10^7))/(750 \times 10^6)\ seconds.$

$T = 8 \times 10^{-2} = 80ms.$

- (c) [3 points] What is the speedup or slowdown of the new generation processor *over* the old generation?

**Answer: 25% speedup**

**Explanation:**

$Speedup = (OldExecutionTime / [NewExecutionTime]) - 1$

$Speedup = 100/80 - 1$

$Speedup = 0.25$

Then the modification introduces 25% speedup.

## 2 Verilog

Please answer the following four questions about Verilog.

- (a) [6 points] Does the following code result in a sequential circuit or a combinational circuit? Explain why.

```

1 module concat (input clk, input data_in1, input data_in2,
2                 output reg [1:0] data_out);
3     always @ (posedge clk, data_in1)
4         if (data_in1)
5             data_out = {data_in1, data_in2};
6         else if (data_in2)
7             data_out = {data_in2, data_in1};
8 endmodule

```

Answer and concise explanation:

Sequential circuit.

**Explanation.**

This code results in a sequential circuit because `data_in2` is *not* in the sensitivity list, and thus a latch is inferred for `data_out`.

- (b) [6 points] In the following code, the input `clk` is a clock signal. What is the hexadecimal value of the output `c` right after the third positive edge of `clk` if initially `c = 8'hE3` and `a = 4'd8` and `b = 4'o2` during the entire time?

```

1 module mod1 (input clk, input [3:0] a, input [3:0] b, output reg [7:0] c);
2     always @ (posedge clk)
3         begin
4             c <= {c, &a, |b};
5             c[0] <= ^c[7:6];
6         end
7 endmodule

```

Please answer below. Show your work.

8'hC4.

**Explanation.**

**Cycle 1:**  $c \leftarrow \{c, \&a, |b\} \rightarrow c \leftarrow \{1110\_0011, 0, 1\} \rightarrow c \leftarrow \{1000\_1101\}$

$c[0] \leftarrow \wedge c[7:6] \rightarrow c[0] \leftarrow \wedge \{11\} \rightarrow c[0] \leftarrow 0$

At the first positive edge of *clk*,  $c = 8'b1000\_1100$

**Cycle 2:**  $c \leftarrow \{c, \&a, |b\} \rightarrow c \leftarrow \{1000\_1100, 0, 1\} \rightarrow c \leftarrow \{0011\_0001\}$

$c[0] \leftarrow \wedge c[7:6] \rightarrow c[0] \leftarrow \wedge \{10\} \rightarrow c[0] \leftarrow 1$

At the second positive edge of *clk*,  $c = 8'b0011\_0001$

**Cycle 3:**  $c \leftarrow \{c, \&a, |b\} \rightarrow c \leftarrow \{0011\_0001, 0, 1\} \rightarrow c \leftarrow \{1100\_0101\}$

$c[0] \leftarrow \wedge c[7:6] \rightarrow c[0] \leftarrow \wedge \{00\} \rightarrow c[0] \leftarrow 0$

At the third positive edge of *clk*,  $c = 8'b1100\_0100 \rightarrow c = 8'hC4$

Note that since the assignments to *c* are non-blocking,  $c[7 : 6]$  in line 5 is not affected by the assignment to *c* in line 4 in the same cycle.

- (c) [6 points] Is the following code syntactically correct? If not, please explain the mistake(s) and how to fix it/them.

```
1 module lnn3r ( input [3:0] d, input op, output [1:0] s );
2   assign s = op ? (d[1:0] - d[3:2]) :
3                 (d[3:2] + d[1:0]);
4 endmodule
5
6 module top ( input wire [6:0] instr, input wire op, output reg z );
7
8   reg [1:0] r1, r2;
9
10  lnn3r i0 (.instr(instr[1:0]), .op(instr[7]), .z(r1) );
11  lnn3r i1 (.instr(instr[3:2]), .op(instr[0]), .z(r2) );
12  assign z = r1 | r2;
13
14 endmodule
```

Answer and concise explanation:

The code is not syntactically correct.

**Explanation.**

- Module names cannot start with a number → 'lnn3r' is not a legal module name.
- The output signal 'z' has to be declared as a 'wire' but not 'reg'.
- 'r1' and 'r2' has to be declared as 'wire's.
- The module 'lnn3r' does not have ports named 'instr' and 'z'. Those need to be changed to 'd' and 's', respectively.

- (d) [6 points] Does the following code correctly implement a counter that counts from 1 to 11 by increments of 2 (e.g., 1, 3, 5, 7, 9, 11, 1, 3 ...)? If so, say "Correct". If not, correct the code with minimal modification.

```
1 module odd_counter (clk, count);
2   wire clk;
3   reg[2:0] count;
4   reg[2:0] count_next;
5
6   always@*
7   begin
8     count_next = count;
9     if(count != 11)
10      count_next = count_next + 2;
11    else
12      count_next <= 1;
13  end
14
15  always@(posedge clk)
16    count <= count_next;
17 endmodule
```

Answer and concise explanation:

No, the implementation is not correct.

**Explanation.**

The correct implementation:

```
1 module odd_counter (input clk, output count);
2   wire clk;
3   reg[3:0] count;
4   reg[3:0] count_next;
5
6   always@*
7   begin
8     count_next = count;
9     if(count != 11)
10      count_next = count_next + 2;
11    else
12      count_next = 1;
13  end
14
15  always@(posedge clk)
16    count <= count_next;
17 endmodule
```