CS232 Midterm Exam 2 March 30, 2005

Name:	Lemony Snicket						
Section: _							

- This exam has 6 pages (including a cheat sheet at the end).
- Read instructions carefully!
- You have 50 minutes, so budget your time!
- No written references or calculators are allowed.
- To make sure you receive credit, please write clearly and show your work.
- We will not answer questions regarding course material.

Question	Maximum	Your Score
1	40	
2	40	
3	20	
Total	100	

Question 1: Single-cycle CPU implementation (40 points)

On the last page of the exam is a single-cycle datapath for a machine **very different** than the one we saw in lecture. It supports the following (complex) instructions:

All instructions use the same format (shown below), but not all instructions use all of the fields.

Field	op	rs	rt	rd	imm
Bits	31-26	25-21	20-16	15-11	10-0

Part (a)

For each of the above instructions, specify how the control signals should be set for correct operation. Use **X** for **don't care**. ALUOp can be **ADD**, **SUB**, **SLL**, **PASS_A**, or **PASS_B** (*e.g.*, PASS_A means pass through the top operand without change). Full points will only be awarded for the fastest implementation. (20 points)

inst	ALUsrc1	ALUsrc2	ALUsrc3	ALUop1	ALUop2	MemRead	MemWrite	RegWrite
lw_add	X	1	0	X	ADD	1	0	1
addi_st	1	0	X	ADD	X	0	1	0
sll_add	1	1	1	SLL	ADD	0/X	0	1

Part (b)

Given the functional unit latencies as shown to the right, compute the minimum time to perform each type of instruction. Explain. (15 points)

Func. Unit	Latency
Memory	3 ns
ALU	4 ns
Register File	2 ns

inst	Minimum time	Explain
lw_add	14ns	IMEM (3ns) + RF_read (2ns) + DMEM (3ns) + ALU (4ns) + RF_write (2ns)
addi_st	12ns	IMEM (3ns) + RF_read (2ns) + ALU (4ns) + DMEM (3ns)
sll_add	15ns	IMEM (3ns) + RF_read (2ns) + ALU (4ns) + ALU (4ns) + RF_write (2ns)


Part (c)

What is the CPI and cycle time for this processor? (5 points)

Since the processor is a single-cycle implementation, the CPI is 1. The cycle time is set by the slowest instruction, which in this case is the sll add, yielding a clock period of 15ns.

Question 2, Multi-cycle implementation (40 points)

The (imaginary) *jump memory* (jmem) instruction is like a *jump-and-link* (jal) instruction, except both the target is loaded from memory and the return address is saved to memory. The i-type format is used, as shown below. You can assume that R[rt] and R[rs] + offset) are distinct (non-overlapping) addresses.




Part (a)

The multicycle datapath from lecture appears below. Show what changes are needed to support **jmem**. You should only add wires and muxes to the datapath; do not modify the main functional units themselves (the memory, register file, and ALU). Try to keep your diagram neat! (15 points)

Note: While we're primarily concerned about correctness, five (5) of the points will only be rewarded to solutions that use a **minimal number of cycles** and do not lengthen the clock cycle. Assume that everything besides the ALU, Memory and Register File is instantaneous.


Obviously there are many ways to implement this instruction. We show a solution that accomplishes it in 4 cycles. All solutions are going to require adding datapath from the PC register to the Write data port on the memory and from the MemData port on the memory to the PC.



Question 2, continued

Part (b)

Complete this finite state machine diagram for the **jmem** instruction. Control values not shown in each stage are assumed to be 0. Remember to account for any control signals that you added or modified in the previous part of the question! (25 points)



Question 3: Conceptual Questions (20 points)

Write a short answer to the following questions. For full credit, answers should not be longer than **two** sentences.

Part (a)

Can the following factors of performance be affected by the implementation (e.g., single-cycle, multi-cycle, etc.)? Explain. (10 points)

Number of Instructions:

No. All implementations of the same ISA must reproduce the same program behavior generally yielding the same number of executed instructions.

Cycles per Instruction (CPI):

Yes. The multicycle seen in class had a CPI of ~4 and the single cycle and a CPI of 1.

Clock Period:

Yes. The mulicycle seen in class had a clock period 1/4 the length of the single cycle.

Part (b)

What is optimistic (or eager) execution? How does it relate to the machine implementations we've seen? (5 points)

Optimistic execution is performing some operation before it is known whether it will be required, typically done when the cost of doing so is low. An example from the multicycle implementation is computing the branch target in cycle 2 (using the otherwise idle ALU) before it is known whether the instruction is a branch, to enable the branch to be executed in only 3 cycles.

Part (c)

What differentiates one computer from another? List 5 distinct, important ways (other than ISA). Single word answers are fine, if they are clear. (5 points)

1. Performance 6. Size


2. Power Consumption/Heat Dissipation 7. Security (e.g., hardware digital rights management)

3. Reliability 8. Multiprocessor support

4. Cost 9. Application Specific

5. Addressable Memory

Do not write in shaded region



Performance

1. Formula for computing the CPU time of a program P running on a machine X:

 $CPU time_{XP} = Number of instructions executed_P x CPI_{XP} x Clock cycle time_X$

2. CPI is the average number of clock cycles per instruction:

 $CPI = Number\ of\ cycles\ needed\ /\ Number\ of\ instructions\ executed$

3. Speedup is a metric for relative performance of 2 executions:

Speedup = Performance after improvement / Performance before improvement = Execution time before improvement / Execution time after improvement