
3. (15 points) In this question you are required to write the Verilog code that implements the following block diagram.



The block called Controller has six 1-bit inputs and a single 1-bit output (Result). It contains two instances of a combinational block called (comb). The following is the declaration part of this module:

```
module comb (input A , input B , input C, output Z);
// definition of the combinational circuit comb

endmodule
```

## Notes:

- The flip-flop and the multiplexer will not be instantiated, you will have to write the corresponding Verilog code.
- The flip-flop uses an asynchronous reset, the output is zero when reset is one.
- Note that Verilog is case sensitive.
- Write legibly.

Second Session Exam Page 7 of 17

## This page intentionally left blank

```
Solution:
  module Controller (
     input Clk,
     input Reset,
    input In1, In2, In3,
    input Sel,
    output reg Result);
  // Define internal signals
    wire Left, Right, MuxOut;
10
  // instantiate the module comb two times
11
    comb InstLeft (.A(In1), .B(In2), .C(In3), .Z(Left) );
12
     comb InstRight (.A(In3), .B(In2), .C(In1), .Z(Right) );
13
14
  // The multiplexer
15
    assign MuxOut = (Sel) ? Right: Left;
16
17
  // The FF
18
    always @ (posedge Clk, posedge Reset)
19
        if (Reset) Result <= 1'b0;</pre>
20
        else
                  Result <= MuxOut;
21
22
23 endmodule
```

Second Session Exam Page 8 of 17