

3. We want to design a Finite State Machine (FSM) that has a one bit input (in) and will detect the sequence 0-1-0. If this sequence is detected, the one bit output (detected) will be set to 1, otherwise this output will remain at 0.

Two of your colleagues have designed different state transition diagrams given below.





(a) (1 point) Which one of the state diagrams depicts a Moore and which one a Mealy type of FSM

Solution:

FSM A is a Moore type FSM, the output depends only on the state. FSM B is a Mealy type FSM, the output depends on both the state and inputs

(b) (4 points) For both state transition diagrams state whether or not they are correct.

Solution:

FSM A has a small mistake, for state ZERO it is not clear what will happen when in=0. FSM B is correct.

First Session Exam Page 7 of 15

(c) (7 points) Complete the following Verilog module that would implement the state machine as described in the question. You can implement one state transition diagram of your colleagues if that one is correct.

```
module fsm (input in, input clk, input reset, output reg detected);
2
  reg [1:0] next_state, present_state;
3
4
  parameter INIT
                        = 2'b11;
                        = 2'b00;
  parameter ZERO
   parameter ZEROONE = 2'b01;
   always @ (*)
9
      begin
10
        next_state <= present_state;</pre>
                                           // default
11
        detected <= 1'b0;</pre>
12
         case (present_state)
13
                       next_state <= in ? INIT</pre>
           INIT:
14
           ZERO:
                       next_state <= in ? ZEROONE: ZERO;</pre>
15
           ZEROONE:
                       if (in)
16
                         next_state <= INIT;</pre>
17
                       else
18
                         begin
19
                            next_state <= ZERO;</pre>
20
                            detected <= 1'b1;</pre>
21
22
           default: next_state <= present_state;</pre>
23
        endcase
24
      end
25
26
   always @ (posedge clk, posedge reset)
27
     if (reset) present_state <= INIT;</pre>
28
     else
29
                   present_state <= next_state;</pre>
30
   endmodule
```

First Session Exam Page 8 of 15