VLSI Architecture Design Course (048853) Final Exam July 13th, 2003

Electrical	engineering	Department
------------	-------------	------------

Student name:		Student numb	er:
This exam contains TWO of The exam duration is 2:30 Please fill the answers ON	hours.	rms.	
Please explain or provide a	a formula for e	each computatio	on!
TAKE YOUR TIME, READ TO CONTENT AND, ONLY THE			HLY, UNDERSTAND THE
Good luck!			
-			.
	Q1		
	Q2		
	Total		

Question 1: Multi-Threading (50%)

A processor with the following characteristics is given:

- Fine-Grain Interleaved Multithreading (processing different thread each cycle)
- In-order issue, single pipe
- The processor can run in one of two modes: either Single-threaded or Dualthreaded. In the single-threaded mode, the processor can issue one instruction every other cycle. In the dual-threaded mode, the processor can issue one instruction every cycle.

That is: the ideal CPI in the single threaded mode is 2, while in the dual-threaded mode it is 1.

- 1-bit local branch predictor (BP) Unified for both threads, indexed by the IP,
- Branch penalty of 20 cycles per misprediction (measured from execution to execution)
- The BP is idealized. It has infinite entries and is updated immediately after each branch
- Perfect instruction and data caches (100% cache hit rate)

For example:

Single-threaded (ideal CPI=2), executing thread A:

Cycle	Thread	Instruction number
1	Α	1
2		
3	Α	2
4		
5	Α	3
6		

Dual-threaded (ideal CPI=1), executing threads A+B:

Cycle	Thread	Instruction number
1	Α	1
2	В	1
3	Α	2
4	В	2
5	Α	3
6	В	3

The branch predictor table structure is as follows:


Tag Value	1-bit history counter

The tag value is a function of the Program Counter of the branch. The 1-bit counter indicates the last branch direction.

A function *quantize()* reads through a byte vector and checks for each element whether its value is above or below a given threshold. Elements with values below the threshold are rounded to Zero (0), while elements with values above the threshold are rounded to 255.

Consider the following software implementation of the function *quantize*:

quantize(int *vector, int *size, int threshold, int *quantized_vector)



The blocked portion designates the main loop of quantize.

A1. What is fine-grain interleaved multithreading?

A2. Compare its advantages and disadvantages over other ways of multithreading. Fill in the following table on the next page:

	Simultaneous MT	Blocked MT	Interleaved MT
Instruction scheduling cost			
Context switch cost			
Device utilization			
Single- thread throughput			

B. Assume that the processor is running in single-threaded mode. Consider the following program that quantizes two pictures:

quantize (Picture, 1000x1000, 16, New_Picture1); quantize (Picture, 1000x1000, 240, New_Picture2);

B1. Compute the number of times the inner loop is executed.

B2. Given that all elements in the input array Picture have a value of 128, compute the CPI and the number of cycles required to execute the inner loops of the program. Ignore the initialization overhead.

C. In order to speed up the computation, the programmer decided to exploit the multithreading capability of the processor, and to split the computation into two separate threads:

Thread 1: quantize (Picture, 1000x1000, 16, New_Picture1)
Thread 2: quantize (Picture, 1000x1000, 240, New Picture2)

The two threads enter the function *quantize()* simultaneously. Assume that all elements in the input array Picture have a value of 128 and that the first access to the BP is a miss.

C1. Fill in the following table.

Cycle	Instruction Thread A	Instruction Thread B
1	loop: cmp [r1],r3	
2		loop: cmp [r1],r3
		1 1 1 1 1
4		
3 4 5		
6		
7		
8		
9		
10		
11		
12		
13		
13 14		
15		
15 16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
51		
52		
53		

C2. Based on your results for C1, compute the CPI of the processor within the loops. D. What is the cause of the performance gap between single-threaded (B2) and dual-threaded (C2) modes? Explain your results. E. If all the elements in the input array Picture were all zeros, what would your results be for questions B2 and C2? F. Without computing, how will a 2-bit branch predictor affect the results of questions C2 and E? G. Suggest at least one microarchitectural improvement that will improve the results of the above benchmarks. Discuss the implications of your improvements.

Question 2: Trace Cache (50%)

Given a machine with a trace cache with the following structure:




Fig1: the machine with a trace cache


The Trace cache fields are shown in Fig 2:



Fig2: Trace cache fields

There is also Branch predictor with the following information:

- 1. Trace cache Address Tag (AT)
- 2. Predicted Target (PT)



3. Predicted direction (PD)

Fig3: Branch Predictor

A1.	What is the purpose of the Trace Cache Tag information? What does it contain? In what ways does this tag differ from a traditional Instruction cache?
A2.	What is the purpose of next address field? What does it contain? How many bits are needed?

What is the purpose of the Path information field. What does	it contain?
(SMC). SMC means that an agent (DMA, a processor) can w	rite and alter
How would you detect an SMC write that alters an instruction cache? What information do you need to have?	in the trace
Architecture Design-final Exam July 13, 2003	Page #10
	How would you detect an SMC write that alters an instruction cache? What information do you need to have?

There are two design options for SMC invalidation:

- a. <u>Precise</u> invalidation (only traces that contain altered instructions are invalidated)
- b. Non-precise invalidation (e.g. invalidate all instructions in the page of the altered instruction), with minimal <u>die area</u> impact
- B2. Please suggest two invalidation solutions for the above options. Provide some "back of the envelope" estimations of the amount of false invalidation for each of the above options.

Comment [r1]: If we want 3, let leave space for 3... We have only a and b.

a.

b.

B3.	Can you think about a morvery seldom?	e radical solution in case where SM	C occurs very
VLSI	Architecture Design-final Exam	July 13, 2003	Page #12