- 4. In this question for each part there will be two Verilog code snippets. For each part you will have to say whether both, only one, or none of the code snippets fulfill what is being asked. All code snippets are syntactically correct. They will compile and produce either a sequential circuit or a combinational circuit.
 - (a) (2 points) Which code snippet generates a sequential circuit?

 $\sqrt{\text{none}}$

 \bigcirc A

 \bigcirc B

O Both A and B

(b) (2 points) Which code snippet properly instantiates the module mux2?

```
module mux2 (input d1, input d2, input s, output out);
assign out = s? d1:d2;
endmodule
```

(A)

(B)

 \bigcirc none

 \cap A

 \bigcirc B

√ Both A and B

First Session Exam Page 9 of 15

(c) (2 points) Which code snippet results in a 2-input multiplexer?

 \bigcirc none

 \bigcirc A $\sqrt{\mathbf{B}}$

O Both A and B

(d) (2 points) Which code snippet(s) will produce a 8-bit value which is composed of (from MSB to LSB), $c_3c_2c_1d_6d_6110$ (c and d are both 8-bit values)?

(B)

 \bigcirc none

 \bigcirc A

 \bigcirc B

 $\sqrt{\text{ Both A and B}}$

(e) (2 points) Which code snippets produce a combinational circuit?

(A)

(B)

O none

 $\sqrt{\mathbf{A}}$

 \bigcirc B

O Both A and B

First Session Exam Page 10 of 15