Problem 5: Now the wide open design problem. The haunting elegance of the stack architecture has stayed in the back of your mind ever since the debate. Now that you have seen superscalar execution, register renaming, forwarding, Tomasulo and all that, you wonder "why can't I apply these techniques to stack machines to find instruction level parallelism there too?" You grab your favorite loop as a test case

```
for (i = 0; i < n; i++) A[i] = A[i] + alpha;
which, of course, compiles as
for (ptr = A; ptr < &A[n]; ptr++) *ptr += alpha;</pre>
```

On entry to this loop there are three values at the Top of Stack:

TOS-8:	Alpha
TOS-4:	ArrayEnd
TOS:	Ptr

The stack code for the loop is as follows.

```
vscal:
    push @0   ; push a copy of Ptr
    load    ; Load the array value (replacing Ptr)
    push @12   ; push a copy of the scale value, alpha
    fadd    ; alpha + *ptr
    push @4   ; push a copy of Ptr
    store    ; *ptr := alpha + *ptr
    pushIm 4   ; pointer increment value
    add     ; ptr++ (update on the stack)
    push @4   ; push ArrayEnd
    push @4   ; push ptr
    sub
    blt vscal
```

The push @X instruction pushes the value at offset X from the top of stack. pushIM X pushes immediate value X. All other operations pop their operands from the top of stack, remove them, and push a result, if one is generated.

Your starting point for your design is based roughly on the MIPS R10000. It has several function units with a reservation station per function unit and forwarding of results to the function units, as indicated in the diagram below. A large collection of physical registers are provided. They are not in the instruction set architecture. The architected state is the stack and PC. You are to describe how to do the renaming such that you could overlap the execution of multiple iterations of this loop. You will need to invent the mechanism to perform the necessary renaming. You may assume there are enough physical registers to perform one or more iterations of the loop, but not an

arbitrary number of overlapping iterations. You may assume there is a mechanism ALLOC that will allocate a free register and provide that register number, if one is available. If none are free, it will indicate a failure. You may, similarly, assume there is an operation FREE(Reg) which frees the specified register.


How much stack space is required to execute this loop? Because of this, you don't need to worry about stack overflow/underflow. You do need to deal with limits on the available physical registers and function units.

Describe the instruction issue and operand fetch process for different kinds of instructions that appear in the example.


Under what conditions will the machine wait – holding the issue of an instruction?

Explain when a physical register can be freed.

Explain what limits the number of iterations of the loop that can potentially execute concurrently.



The key idea is to introducing a "renaming stack" of physical register names. A physical register may be freed when its name is popped off the renaming stack AND the instruction that produces it enters the ROB. A single state bit will do. The latter of the two events will free place the physical register back on the free list. The key optimization is that PUSH just shares the previously allocated physical register. PUSH, POP, and PUSH_IM don't need to enter the execution section at all. Here's a nice student solution.



This machine will stall when it runs out of physical registers, the reservation station for the current instruction is busy on the ROB 15 full, essentially when the instruction has no where to go. In the case of this code it is lokey the ROB will fill up Right not is loney the KOB will till up that was the longer fadd instructions delay things, populared (or fast) memory and fadd this code and execute with a CPI of I

In this case the number of parallel iterations may be limited by the number of Fus' reservation stations especially since I had A whiteh that there are many fadd or menory writs.

However the prinary unitation in this design Is issue rule. Stack architectures tend to have high instruction county compared to register/register machines like the RI0800. This will result in the situation where each micronstruction can't actually perform moultiple instructions. For example

Push Q4 puch @ 4

could easily be handled in one nicroinstruction, leading the to believe that the issue rate will be the primary bottleneck, and that some kind of superscular or the ability to will be usefull instructions into one microhydruction Note: I have assured branch prediction is.

in use. Perhaps supply "static taken.