## $\overline{ ext{Verilog}}$ [60 points] 4

## What Does This Code Do? [30 points] 4.1


Analyze the following Verilog module and answer the question.

```
module mystery_module (clk, en, in1, in2, out);
2
        input clk, en;
3
        input[63:0] in1;
        input[7:0] in2;
5
        output reg[10:0] out = 0;
6
        reg[2:0] var1 = 0;
        always @(posedge clk) begin
10
          out <= out;
11
          if (en & (var1 == 0)) begin
^{12}
            var1 <= var1 + 1'b1;</pre>
13
14
            if (in2[var1])
15
              out <= 11'd0 + in1[var1*8 +: 8];
16
            else
17
              out <= 11'd0 - in1[var1*8 +: 8];
18
19
20
21
          if (var1 != 0) begin
22
            var1 <= var1 + 1'b1;</pre>
23
24
            if (in2[var1])
               out <= out + in1[var1*8 +: 8];
25
            else
26
              out <= out - in1[var1*8 +: 8];
27
          end
28
        end
29
30
31
      endmodule
```

Assume that the inputs in1 and in2 always have the following values:

```
in1 = 64'h0807060504030201
in2 = 8'b10111011
```

What unsigned decimal values does the out signal get in the following waveform diagram? Fill in the gray boxes with an out value for each clk cycle. Briefly explain your answer.



Final Exam Page 7 of 28 Brief explanation (to help us award you partial credit):

Explanation. Once en becomes 1, the mystery\_module begins processing the inputs in1

The output signal out is initially 0 (line 6).

var1 is used to index both in1 and in2. in1 is indexed in 8-bit data chunks and every bit in in2 is indexed separalety. var1 is initially 0 and indexes both inputs starting from their least-significant bits.

When var1 is 0, the mystery\_module adds (if in2[0] = 1) or subtracts (if in2[0] = 0) the least significant 8 bits of in1 (i.e., in1[7:0]) to/from the 11-bit out register. In consecutive cycles, var1 gets incremented by 1 and the module adds or subtracts the other 8-bit data chunks in in1 to/from out.

For the given values of in1 and in2, out gets the following values:

```
cycle 0: out = 0 (en = 0 so out remains 0)
```

cycle 1: out = 0 (en = 1 but out will be updated for the next cycle (after posedge 2))

cycle 2: out = 0 + 1 = 1

cycle 3: out = 1 + 2 = 3

cycle 4: out = 3 - 3 = 0

cycle 5: out = 0 + 4 = 4

cycle 6: out = 4 + 5 = 9

cycle 7: out = 9 + 6 = 15

cycle 8: out = 15 - 7 = 8

cycle 9: out = 8 + 8 = 16

cycle 10: out = 16 (all inputs have been processed. var1 becomes 0 and out remains as is for future cycles unless en becomes 1)

Final Exam Page 8 of 28

## Complete the Verilog code [30 points]

For each numbered blank (1)-(5) in the following Verilog code, mark the choice below (i.e., one of options A, B, C, D) that makes the Verilog module operate as described in the comments. The resulting code must have correct syntax.

```
module my_module (input clk, input rst,
     input[1:0] data, (1) result);
2
3
     (2) state = 2'b00; // defining a 2-bit signal with an initial value of 0
4
     always @(posedge clk) begin
        case (state)
         2'b00:
            state <= state + (3); // set the next 'state' to 2'b11
         2'b01:
10
            state <= 2'b00;
11
          2'b10: begin
12
            state <= 2'b11;
13
14
            if ((4)data)
                                // set the next 'state' to 2'b01 if
15
              state <= 2'b01; // all bits of 'data' are 1
          end
17
          2'b11:
18
            state <= 2'b10;
19
        endcase
20
21
     end
22
23
     assign result = (5)state; // assign 1'b1 to 'result' if 'state' has any bit set to 1
^{24}
                                 // otherwise assign 1'b0
25
   endmodule
26
```

Provide your choice for each blank (1)-(5) below. Circle only one of A, B, C, D for each blank.

- (1): A. output B. output reg C. output reg[0:0] D. input reg A. reg[1:0]C. wire D. wire[1:0] B. reg
- A. 1'b3 B. 3'b2 C. 2'd11 D. 3
- B. & C. ! D. 1 A. | | B. & C. && D. ^ A. |

Final Exam Page 9 of 28

## Explanation.

1): result must be specified as a single bit 'output' signal because it gets assigned either 1'b0 or 1'b1 via an 'assign' operator. It cannot be specified as a 'output reg' because the 'assign' operator can be used only with 'wire' signals. Note: 'output' is the same as 'output wire'.

2: state is a two-bit signal (as we can tell from lines 8, 10, 12) and must be a 'reg' because it gets assigned a value in an 'always' block.

3: In order to transition to state = 3 from state = 0, we need to add 3. Note that A. 1'b3 is not a valid syntax as 3 is not a binary number. Not in the choices, but 1'd3 would also be incorrect since 3 cannot be encoded with a single bit. C. 2'd11 has a similar problem as decimal 11 cannot be encoded with 2 bits.

4: In the given choices, only the AND-reduction (&) operator provides the expected functionality of resulting in 1 when all bits of data are 1.

5: In the given choices, only the OR-reduction (|) operator provides the expected functionality of resulting in 1 when state contains at least one 1.

Final Exam Page 10 of 28