Initials: $\underline{\text{Solutions}}$

 $This\ page\ intentionally\ left\ blank$

Final Exam Page 1 of 40

1 Potpourri [30 points]

Initials: Solutions

1.1 Microarchitecture or ISA? [10 points]

Based on your knowledge of a basic MIPS design and the computer architecture techniques you learned throughout this course, put an "X" in the box corresponding to whether each of the following design characteristics is *better* classified as "microarchitecture" or "ISA":

Characteristic	Microarchitecture	ISA
General purpose register \$29 is the stack pointer		X
Maximum bandwidth between the L2 and the L3 cache	X	
Maximum reservation station capacity	X	
Hardware floating point exception support		X
Instruction issue width	X	
Vector instruction support		X
Memory-mapped I/O Port Address		X
Arithmetic and Logic Unit (ALU) critical path	X	
CPU endianness		X
Virtual page size		X

Final Exam


Page 2 of 40

1.2 Single-Cycle Processor Datapath [10 points]

Modify the single-cycle processor datapath to include a version of the 1w instruction, called 1w2, that adds two registers to obtain the effective address. The datapath that you will modify is provided below. Your job is to implement the necessary data and control signals to support the new 1w2 instruction, which we define to have the following semantics:

```
1w2: Rd \leftarrow Memory[Rs + Rt]
 PC \leftarrow PC + 4
```

Add to the datapath any necessary data and control signals (if necessary) to implement the 1w2 instruction. Draw and label all components and wires very clearly (give control signals meaningful names; if selecting a subset of bits from many, specify exactly which bits are selected; and so on).



ALU opcode	Operation
00	Add
01	Subtract
10	Controlled by funct
11	Not used

There is no need for new components and wires. The main difference is that the ALU must use "Read data 2", instead of the output of the sign extend unit. The new 1w2 will be R-type, not I-type. The values of the control signals need to be:

 $\begin{array}{l} {\rm RegDst}=1;\\ {\rm ALUScr}=0;\\ {\rm MemtoReg}=1;\\ {\rm RegWrite}=1;\\ {\rm MemRead}=1;\\ {\rm MemWrite}=0;\\ {\rm ALUop}=00;\\ {\rm Branch}=0. \end{array}$

Final Exam Page 3 of 40