
Initials: Solutions

2 Finite State Machines

This question has three parts.

(a) [20 points] An engineer has designed a deterministic finite state machine with a one-bit input (A) and a two-bit output (Z). He started the design by drawing the following state transition diagram:



Although the exact functionality of the FSM is not known to you, there are **at least three mistakes** in this diagram. Please list **all** the mistakes.

There are four problems with this diagram

- (a) Most states have a Moore labelling (output state in the bubble), one has a Mealy type labelling (output given with input transitions) (5 points)
- (b) There are two different transitions both with A = 1 from state S1. What will happen with A = 0 is missing (5 points)
- (c) There are two different transitions from state S2, without labeling which input triggers them (5 points)
- (d) There is no reset state (5 points)


Final Exam Page 5 of 16

(b) [25 points] After learning from his mistakes, your colleague has proceeded to write the following Verilog code for a much better (and **different**) FSM. The code has been verified for syntax errors and found to be OK.

```
module fsm (input CLK, RST, A, output [1:0] Z);
2
3
     reg [2:0] nextState, presentState;
     parameter start = 3'b000;
5
     parameter flash1 = 3'b010;
6
     parameter flash2 = 3'b011;
     parameter prepare = 3'b100;
8
     parameter recovery = 3'b110;
     parameter error = 3'b111;
10
11
     always @ (posedge CLK, posedge RST)
12
        if (RST) presentState <= start;</pre>
13
                 presentState <= nextState;</pre>
14
15
     assign Z = (presentState == recovery) ? 2'b11 :
16
                 (presentState == error)
                                             ? 2'b11 :
17
                 (presentState == flash1) ? 2'b01 :
18
                 (presentState == flash2) ? 2'b10 : 2'b00;
19
20
     always @ (presentState, A)
21
       case (presentState)
22
                : nextState <= prepare;
         start
23
         prepare : if (A) nextState <= flash1;</pre>
24
                   : if (A) nextState <= flash2;
25
                     else nextState <= recovery;</pre>
26
                   : if (A) nextState <= flash1;
         flash2
                     else nextState <= recovery;</pre>
         recovery : if (A) nextState <= prepare;</pre>
29
                     else
                            nextState <= error;</pre>
30
                  : if (~A) nextState <=start;
31
         default : nextState <= presentState;</pre>
32
       endcase
33
34
  endmodule
```

Final Exam Page 6 of 16

Draw a proper state transition diagram that corresponds to the FSM described in this Verilog code.



(c) [5 points] Is the FSM described by the previous Verilog code a Moore or a Mealy FSM? Why?

Moore, the output Z only depends on the state (presentState) and not on the input (A).

Final Exam Page 7 of 16