


4. In this question for each part there will be two Verilog code snippets. For each part you will have to say whether both, only one, or none of the code snippets fulfill what is being asked. All code snippets are syntactically correct. They will compile and produce either a sequential circuit or a combinational circuit. (2 points each)

- a) Which code snippet(s) realizes the following hierarchy of three instances given in the figure below? (Note the function “tiny” realizes a simple AND function)



Code Snippet (A)	Code Snippet (B)
<pre> module big (input A,B, output C); module small (input P,Q output R); module tiny (input X,Y, output Z); assign Z = X & Y; assign R = Z; assign C = R; endmodule endmodule endmodule </pre>	<pre> module tiny (input X,Y, output Z); assign Z = X & Y; endmodule; module small (input P,Q output R); tiny tim (P,Q,R); endmodule module big (input A,B, output C); small sam (A,B,C); endmodule </pre>

- ☐ Only A
 ☒ Only B
 ☐ Both A and B
 ☐ None

- b) Which code snippet(s) will produce a four input multiplexer?

Code Snippet (A)	Code Snippet (B)
<pre> assign z = sel[0] ? (sel[1] ? c : d) : (sel[1] ? b : a); </pre>	<pre> always @ (*) case (sel) 2'b00: z = a; 2'b10: z = b; 2'b11: z = c; default: z = d; endcase </pre>

- ☐ Only A
 ☐ Only B
 ☒ Both A and B
 ☐ None

- c) Which code snippet(s) will produce a 8-bit value which is composed of (from MSB to LSB), c2c1d0d0d0001 (c and d are both 8-bit values)?

Code Snippet (A)	Code Snippet (B)
<pre> always @ (*) begin z <= 8'b00000001; c2 <= c << 6; d2 <= d << 3; z <= z & c2 & d2; end </pre>	<pre> assign z = { c[2:1], {3{d[0]}} , 3b'001}; </pre>

- ☐ Only A
 ☐ **Only B**
☐ Both A and B
 ☐ None

- d) Which code snippet(s) will produce a sequential circuit?

Code Snippet (A)	Code Snippet (B)
<pre> always @ (some, signal) if (signal) lone <= some; </pre>	<pre> always @ (posedge clk) en <= data; </pre>

- ☐ Only A
 ☐ Only B
 ☐ **Both A and B**
☐ None

- e) Which code snippet(s) will produce a falling edge triggered D-type flip-flop with an asynchronous reset?

Code Snippet (A)	Code Snippet (B)
<pre> always @ (posedge clk) if (reset) q <= 1'b0 else q <= data; </pre>	<pre> always @ (negedge clk) if (reset) q <= data; </pre>

- ☐ Only A
 ☐ Only B
 ☐ Both A and B
 ☐ **None**