Active-HDL PDF Export finalProject workspace



Contents

Outlonto					
2	Table of Contents finalproject				
	2.1 simplecpu.vhd				
	2.2 TestBench				
	2.2.1 simplecpu_TB.vhd				
	2.2.2 simplecpu_TB_runtest.do				
	2.3.1 add awc	11			

2 finalproject

2.1 simplecpu.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.unsigned;
use ieee.numeric std.all;
USE ieee.std logic 1164.ALL;
use IEEE. Numeric Std. all;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity simplecpu is
    port (
    reset: in std_logic;
    clk:in std logic;
    output:OUT std logic vector(6 downto 0));
end simplecpu;
--}} End of automatically maintained section
architecture simplecpu of simplecpu is
type states is (state0, state1, state2, state3, state4, state5, state6, state7, state8
,state9);
signal nx State:states;
signal pr state:states:=state1;
type memory is array ( 12 downto 0) of std_logic_vector( 6 downto 0);
constant my_Rom: memory :=(
--load r0
0 = > "0010000"
--value 5
1 =>"0000101",
--load r1
2 =>"0010100",
--value 3
3 =>"0000011",
-- add
4 =>"0100001",
-- hlt
5 =>"1110000",
6 =>"000000",
7 =>"0000000",
8 =>"000000",
9 =>"0000000",
10=>"0000000",
11=>"0000000",
--HLT
12=>"1111111");
signal rin r0, rout r0:std logic vector(6 downto 0):="0000000";
```

```
signal rin_r1, rout_r1:std_logic_vector(6 downto 0):="0000000";
signal rin_r2,rout_r2:std_logic_vector(6 downto 0):="0000000";
signal rin_r3,rout_r3:std_logic_vector(6 downto 0):="00000000";
signal pc:std_logic_vector(6 downto 0):="0000000";
signal rin ir, rout ir:std logic vector(6 downto 0):="0000000";
signal LD0,LD1,LD2,LD3:std logic:='0';
signal zr0, zr1, zr2, zr3:std logic:='0';
signal LD PC, LD IR:std logic:='0';
signal inc pc,clr pc:std logic:='0';
signal s0,s1,reg_select_mux0,reg_select_mux1:std_logic_vector(1 downto 0);
signal ir_select:std_logic_vector(2 downto 0);
signal mux0,mux1 :std_logic_vector(6 downto 0):="0000000";
signal aluresult: std_logic_vector(6 downto 0):="00000000";
signal busline :std logic vector(6 downto 0):="00000000";
signal MData: std_logic_vector(6 downto 0):="0000000";
signal bus sel:std logic:='0';
signal cmd:std_logic_vector(1 downto 0):="00";
signal data :std logic vector(6 downto 0):="0000000";
begin
-----R0------
process(clk,LD0,rin r0,busline,zr0)
begin
        rin r0<=busline;</pre>
    if (rising edge(clk)) then
         if (LD\overline{0}='1') then
             rout r0<=rin r0;
             rout r0<=rout r0;
         end if;
    end if;
         if LDO='1' then
             if rin r0="000000" then
                 zr0<='1';
             end if;
         --else
                 zr0<='0';
        end if:
end process;
    -----R1-----
process(clk,LD1,busline,rin r1,zr1)
    rin r1<=busline;
    if (rising_edge(clk)) then
         if (LD\overline{1}='1') then
             rout_r1<=rin r1;
         else
             rout r1<=rout r1;</pre>
         end if;
         if LD1='1' then
             if rin r1="000000" then
                  zr\overline{1} <= '1';
             end if;
         end if;
    end if;
end process;
      -----R2-----
```

```
process(clk,LD2,busline,rin r2,zr2)
begin
    rin_r2<=busline;</pre>
    if (rising_edge(clk)) then if (LD\overline{D}='1') then
            rout r2<=rin r2;
            rout_r2<=rout r2;</pre>
        end if;
        if LD2='1' then
            if rin r2="000000" then
               zr<del>2</del><='1';
            end if;
        end if;
    end if;
end process;
----R3------
process(clk,LD3,busline,rin r3,zr3)
begin
    rin r3<=busline;</pre>
    if (rising edge(clk)) then
        if (L\overline{D3}='\overline{1}') then
            rout_r3<=rin_r3;</pre>
            rout r3<=rout r3;</pre>
        end if;
        if LD3='1' then
            if rin r3="000000" then
                zr3<='1';
            end if;
        end if;
    end if;
end process;
-----IR REG-----
process(clk,LD_IR,rin_ir,busline)
begin
    rin ir<=busline;</pre>
    if (rising edge(clk)) then
          if \overline{L}D \overline{I}R = '1' then
            rout ir <=rin ir ;
              rout ir<=rout ir;</pre>
        end if;
    end if;
end process;
-----PC REG-----
process(clk,LD PC,busline,clr pc,pc,inc pc,pr state)
```

```
begin
    if rising edge(clk) then
        if inc_pc='1'and (pr_state=state1 or pr_state=state3) then pc<=pc + "0000001";
        elsif clr_pc='1' then pc<= "0000000";
        elsif (LD PC='1') then
            pc <=busline ;
            end if;
    end if;
end process;
_____
----mux1 ------
process (reg select mux1, rout r0, rout r1, rout r2, rout r3)
begin
    case reg_select mux1 is
        when "00" = \overline{>} mux1 < = rout r0;
        when "01" => mux1<=rout r1;</pre>
        when "10" => mux1<=rout_r2;
when "11" => mux1<=rout_r3;</pre>
        when others =>mux1<="11\overline{1}1111";
    end case;
end process;
----mux0 ------
process (reg_select_mux0, rout_r0, rout_r1, rout_r2, rout_r3)
begin
    case reg_select_mux0 is
   when "00" => mux0<=rout_r0;
   when "01" => mux0<=rout_r1;</pre>
        when "10" => mux0<=rout r2;
        when "11" => mux0<=rout_r3;</pre>
        when others =>mux0<="11\overline{1}1111";
    end case;
end process;
-----ALU------
process(cmd, mux0, mux1)
begin
    case cmd is
        when "01" => aluresult<= mux0 + mux1;</pre>
        when "10" => aluresult<= mux0 - mux1;</pre>
        ---multiply
        --when "11" => aluresult<= mux0 mux1;
        when others => aluresult <= "0000000";</pre>
    end case;
end process;
-----output-----
    output<=rout r0;
```

```
----- bus mux -----
process(bus sel,MData,aluresult)
begin
    case bus sel is
         when '0' => busline <= MData;
         when '1'=> busline<=aluresult;
         when others =>
    end case;
end process;
      ------ ROM memory ------
process (pc)
begin
    case pc is
         when "0000000" => MData <=my Rom(0);
         when "0000001" => MData <=my Rom(1);
         when "0000010" => MData <=my_Rom(2);</pre>
         when "0000011" => MData <=my_Rom(3);
        when "0000100" => MData <=my_Rom(4);
when "0000101" => MData<=my_Rom(5);</pre>
        when "0000101" => MData<=my_Rom(6);
when "0000111" => MData<=my_Rom(6);
when "0001010" => MData<=my_Rom(7);
when "0001000" => MData<=my_Rom(8);</pre>
         when "0001001" => MData<=my Rom(9);
         when "0001010" => MData<=my Rom(10);
         when "0001011" => MData<=my Rom(11);
         when "0001100" => MData<=my Rom(12);</pre>
         when others \Rightarrow MData <= \overline{00000000};
    end case;
end process;
      -----
process(reset,clk)
begin
    if reset='1' then
        pr state<=state0;</pre>
    elsif (rising edge(clk)) then
        pr_state<= nx_state;</pre>
    end if;
end process;
process(nx state,pr state,rout ir,pc,busline, cmd)
begin
    reg_select_mux0<=rout_ir(3)&rout_ir(2);
reg_select_mux1<=rout_ir(1)&rout_ir(0);</pre>
    ir_select<=rout_ir(6)&rout_ir(5)&rout_ir(4);</pre>
    case pr state is
         when state0 =>
             clr pc <='1';
             nx state<=state1;</pre>
         when s\overline{t}ate1 =>
             LD IR <='1';
             LD\overline{0} <= '0';
             LD1<= '0';
             LD2<= '0';
             LD3<='0';
             LD pc<= '0';
             inc_pc<='1';
             bus_sel<='0';
```

```
-----end of rom memory-----
            if pc >"0001100" then
                nx_state<=state0;</pre>
                nx state<=state8;</pre>
            end if;
---- wait for one clk -----
        when state8 =>
        inc_pc<='0';
        LD_\bar{I}R<='0';
        case ir select is
            when "111" =>
            nx_state<=state2; --hlt</pre>
            when "001" =>
            nx_state<=state3; --load</pre>
            when "010" =>
            nx_state<=state4; --add</pre>
            when "011" =>
            nx state<=state5; --sub</pre>
            when "100"=>
            --checking zrx-----
                     case reg select mux0 is
                     --enabling reg0 first input
                     when "00" =>
                     if zr0='1' then
                         nx state <=state9; ---do nothing</pre>
                     else
                         nx state<=state6; ---jnz</pre>
                     end if;
                     --checking register2
                     when "01" =>
                     if zr1='1' then
                         nx state<=state9;---do nothing</pre>
                     else
                         nx state<=state6;---jnz</pre>
                     end if;
                     --enabling reg2 first input
                     when "10"=>
                     if zr2='1' then
                         nx state<=state9;--- do nothing</pre>
                         nx_state<=state6;---jnz</pre>
                     end if;
                     --checking register3
                     when "11" =>
                     if zr3='1' then
                         nx_state<=state9;-- do nothing</pre>
                         nx state<=state6;--jnz</pre>
                     end if;
                     when others =>
                 end case;
```

```
when "101"=>
           nx state<=state7; --mul</pre>
           when others=>
       end case;
      when state2=>
        nx state<=state2;</pre>
-----load-----
       when state3=>
       nx state<=state1;</pre>
           inc_pc<='1';
bus_sel<='0';
        case reg_select mux0 is
            --enābling \overline{r}eg0 first input
           when "00" =>
               LD0<='1';
            --enabling reg1 first input
           when "01" =>
               LD1<='1';
            --enabling reg2 first input
           when "10"=>
               LD2<='1';
            --enabling reg3 first input
           when "11" =>
           LD3<='1';
           when others =>
       end case;
-----add ------
       when state4 =>
              nx State<=state1;</pre>
               cm\overline{d} <= "01";
               bus_sel<='1';
       case reg select mux0 is
           --enabling reg0 first input when "00" =>
           LD0<='1';
            --enabling reg1 first input
           when "01" =>
           LD1<='1';
            --enabling reg2 first input
           when "10"=>
           LD2<='1';
            --enabling reg3 first input
           when "11" =>
           LD3<='1';
           when others =>
       end case;
        --case reg_select_mux1 is
           --enabling reg0 second input when "00" =>
           LD0<='1';
           --enabling reg1 second input
```

```
LD1<='1';
___
            --enabling reg2 second input
--
            when "10"=>
            LD2<='1';
___
--
            --enabling reg3 second input when "11" =>
__
--
            LD3<='1';
__
--
__
            when others =>
        end case;
-----sub-----sub-----
        when state5=>
                nx state<=state1;</pre>
                cm\overline{d} \le "10";
                bus sel<='1';
            case reg_select_mux0 is
            --enabling reg0 first input
            when "00" => LD0<='1';
            --enabling reg1 first input
            when "01" =>
            LD1<= '1';
            --enabling reg2 first input
            when "10"=>
LD2<='1';
            --enabling reg3 first input
            when "11" =>
            LD3<='1';
            when others =>
        end case;
        --case reg_select_mux1 is
            --enabling reg0 second input
            when "00" =>
__
            LD0<='1';
__
___
            --enabling reg1 second input
            when "01" =>
___
            LD1<='1';
___
```

--enabling reg2 second input

--enabling reg3 second input

when "10"=>

when "11" =>

LD2<='1';

--

--

when "01" =>

```
LD3<='1';
          when others =>
    end case;
-----jnz------
      when state6=>
         LD PC<='1';
          bus_sel<='0';
          nx state<=state1;</pre>
-----mul ------
      when state7=>
             nx state<=state1;</pre>
              cm\overline{d} <= "11";
              bus_sel<='1';
              --enabling reg0 first input
       case reg_select_mux0 is
    when "00" =>
           LD0<='1';
           --enabling reg1 first input
           when "01" =>
           LD1<='1';
           --enabling reg2 first input
           when "10"=>
           LD2<='1';
           --enabling reg3 first input when "11" =>
           LD3<='1';
           when others =>
       end case;
       --case reg select mux1 is
          --enabling reg0 second input when "00" =>
          LD0<='1';
__
          --enabling reg1 second input
--
          when "01" =>
          LD1<='1';
___
___
          --enabling reg2 second input
___
--
          when "10"=>
          LD2<='1';
__
__
           --enabling reg3 second input
          when "11" =>
--
          LD3<='1';
--
__
           when others =>
___
     end case;
-----nothing? ------
   when state9=>
       inc_pc<='1';
       nx state<=state1;</pre>
   end case;
end process;
```

```
end simplecpu;
```

2.2 TestBench

2.2.1 simplecpu_TB.vhd


```
library ieee;
use ieee.NUMERIC STD.all;
use ieee.STD_LOGIC_UNSIGNED.all;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
    -- Add your library and packages declaration here ...
entity simplecpu tb is
end simplecpu tb;
architecture TB ARCHITECTURE of simplecpu tb is
    -- Component declaration of the tested unit
    component simplecpu
    port (
        reset : in STD LOGIC;
        clk : in STD LOGIC;
        output : out STD LOGIC VECTOR (6 downto 0) );
    end component;
    -- Stimulus signals - signals mapped to the input and inout ports of teste
d entity
    signal reset : STD LOGIC;
    signal clk : STD LOGIC;
    -- Observed signals - signals mapped to the output ports of tested entity
    signal output : STD_LOGIC_VECTOR(6 downto 0);
    -- Add your code here ...
begin
    -- Unit Under Test port map
    UUT : simplecpu
        port map (
            reset => reset,
            clk => clk,
            output => output
        );
    -- Add your stimulus here ...
end TB ARCHITECTURE;
configuration TESTBENCH FOR simplecpu of simplecpu tb is
    for TB ARCHITECTURE
        for UUT : simplecpu
            use entity work.simplecpu(simplecpu);
        end for;
    end for;
end TESTBENCH FOR simplecpu;
```

2.2.2 simplecpu_TB_runtest.do

```
SetActiveLib -work
comp -include "$dsn\src\simplecpu.vhd"
comp -include "$dsn\src\TestBench\simplecpu_TB.vhd"
asim +access +r TESTBENCH_FOR_simplecpu
wave
wave -noreg reset
wave -noreg clk
wave -noreg output
# The following lines can be used for timing simulation
# acom <backannotated_vhdl_file_name>
# comp -include "$dsn\src\TestBench\simplecpu_TB_tim_cfg.vhd"
# asim +access +r TIMING_FOR_simplecpu
```

2.3 waves

2.3.1 add.awc



Signal name	200 400	ns
± # s1	U	
	0	
	0 1 0	
	1 2 7	
± ™ mux0	00 \ 05 \ 00 \ \ 03 \ 05 \ 08	
± ™ mux1	00 05 03 08	
± ₄ aluresult	00 X 08 X 0B X 10	
± u busline	\(\) 05 \(\) 14 \(\) 03 \(\) 21 \(\) 70 \(\) 08 \(\) 70 \(\) 00	
. MData	X 05 X 14 X 03 X 21 X 70 X 00	
™ bus_sel		
± r cmd	0 1	
⊕ ™ data	0.0	
⊕ V=my_Rom	7F, 00, 00, 00, 00, 00, 70, 21, 03, 14, 05, 10	
Cursor 1		500 ns