Mid-Semester Examination (Spring 2023-24) Sample Solution (Selected Questions only) 1st complication: Arbitrating contention between his furisses (or misses (misses) Meeds to be done. This happens because in a non-blocking Cache, his can collide with misses veturning from the Mert level of the memory handled hierarchy. Or misses can similarly collide. The Situation is usually handled by giving priority to his over misses, to by ordering colliding misses.

Ind complication: to track multiple misses, so the result can be transferred to the correct Cache block, the correct pending load/store b) In a Write Back cache, a block is replaced during a Read Miss, the divide block does not necessarily immediately move to main memory—they may wait for a long time in the with Buffer. Hence, later lagain if this Cache block needs to be brought back to the Cache, lit is not clear whether the last updates have synced to memory or not — possibly the dirty (last updated) cache block is still baiting in the Write Buffer. c) Amdohis Raw assumes that the problem size venains the same, even with the availability of multiple processor coves. Hence, the execution fine for the non-parallelizable portion of the code remains unchanged, in spite of the presence of additional hardware vesources. This is not the case for Grustonfson's Model, which assumes have all the presence of the presence of additional hardware was unestable to the case for Grustonfson's Model, which assumes the case for Grustonfson's Model, which makes larger amount of HW resources => larger problem sizes, which makes the contribution of the non-savallelizable perficul of the Code welatively insignificant, overall leading to more optimistic estimates of spending. Advantage: if the way predictor is convect, the cache access latency is small Since the hit time is small (the Mux select signal is already bet to the Walne predicted by the Predictor).

Disadvantage: There is (ideally) an 1 clock cycle penalty if the predictor is incorrect. However, in very fast processon, since the clock cycle time is incorrect. However, in very fast processon, since the misprediction penalty to 1 organic extremely small, it is challenging to restrict the misprediction penalty to 1 Advantage: If the branch condition is evaluated in #ID (e.g. in MIRS) them based an ALU operation to a register followed by a conditional branch based on this register value is a data hazard, eg. consider the following pseudocade.

Sub 11. P2. R3 7 M. Sub RI, RZ, R3 (The evaluation of the branch condition in I)
beq. RI, Zevo, Label (is not possible, Since in the Same & cycle)
The "Sub" instruction is evaluating the RI
The "Sub" instruction is evaluating the North Sub of the Sub register in it EX stage! Hence, there must be aw 1 cycle stall! (assuming Ex > ID forwarding present) Label:

C\$60003: High Performance Computer Architecture

The Nun-time of P, on M; $T_1 = \frac{6 \cdot 4 * 2 + 0 \cdot 5 * 1 + 0 \cdot 1 * 3)T}{f_1} S = \frac{6 \cdot 8 + 0 \cdot 5 + 0 \cdot 3)T}{2 * 103}$ Ret the of frequency of M2 be f2. Then, the time required to exernte $P_{1} \text{ ow } M_{2}:$ $T_{2} = \frac{(0.4*2 + 0.5*2 + 0.1*2)I}{f_{2}} S = \frac{2.0I}{f_{2}} S$ $G_{1} \text{ iven:} \quad T_{1} = T_{2} = \frac{1.6I}{2*109} = \frac{2.0I}{f_{2}} \Rightarrow f_{2} = \frac{4.0}{1.6} \text{ GHz} = 2.5 \text{ GHz}.$ b) Suppose Amp Each have "I" instructions M, Me each run at a frequency "f" For Mi:

[(0.4*2) + (05*1) + (0.1*3)] +

[(0.4*2 + 0.5*1 + 0.1*3) + (0.5*2 + 0.2*1 + 0.3*3)] I

T. = [(0.4*2 + 0.5*1 + 0.1*3) + (0.5*2 + 0.2*1 + 0.3*3)] I

f For M2, Similarly, $T_2 = \frac{\left[(0.4 \times 2 + 0.5 \times 2 + 0.4 \times 2) + (0.5 \times 2 + 0.2 \times 2 + 0.3 \times 2) \right] \mathbf{I}}{f}$.: M, is faster ouevall for this workload. c) Suppose, P, vuns a times & P2 vuns y times Under same assumptions at part-(b): $\frac{F_{\text{ov M_1}}}{T_1} = \frac{(1.6 \, \text{m} + 2.1 \, \text{y})^{\text{I}}}{(2.0 \, \text{m} + 2.0 \, \text{y})^{\text{I}}} - (1.6 \, \text{m} + 2.0 \, \text{y})^{\text{I}}}{(2.0 \, \text{m} + 2.0 \, \text{y})^{\text{I}}} - (2.0 \, \text{m} + 2.0 \, \text{y})^{\text{I}}$ $\begin{array}{c} 1.6x + 2.1y = 2.0x + 2.0y \\ 0.1y = 0.4x \end{array}$ Given: T1 = T2 =) => x:y = 1:4 Pr should run I time
Pr n A times Example workload.

```
3) a) No. of cache blocks = Cache size = AKB = 216 bytes = 28 = 256
 Size of array A = Size of array B = (1024*4)/16 Cache blocks = 256 cache blocks
(Since Each integer = 4 bytes)
                                       166ytes = 4 integer (array clements)
 Each cache block can hold:
Starting address of A[0]: 0x 00000000 = 16384, maps to cache block: (16384/16) [mod 256] = 0

waps to cache block: (16384/16) [mod 256] = 255

waps to cache block: (16384/16) [mod 256] = 255
Starting address of B[0]: 0x00010800= 67584, maps to cache block:
                                                              (67584)16) [mod 256] = 128
                 of B[1020]: am 67584+1020+9= 71664, maps to cache block: (7164)16)[mod 256]=127
                                                                                 Comment
                                               B access pattern B goes to
                               A goes to
           A access pattern
                                                                  (Block #)
Index(i)
                                                                                  2 Write Miss
                               (Block #)
                                               B[1023: 1020]
                                 255
           A [1023:10207
                                                                     126
1023:1020
                                               B[1019: 1016]
                                 254
           A[1019:1016]
1019:1016
                                                                                         do -
                                                                                B should over coning
                                             B[515:512]
                               128
          A[515:512]
                                                                   255
                                             -B[511:508]
                                                                                belocks A stary Block
          A [511: 508]
511:508
                                             5[127:124]
                                                                  159
127:129 A [127:124]
                                                                 128
                                           8[3:0]
3:0 A[3:0]
 : Yotel: (2 write Hisses) for every 4 array element
         =) (1024 *2)=512 Write misses, zero read lamisses. misses.
(2) Hot bytes written back to memory: Corrite back happens when blocks 
Start getting replaced) = 1 of A-array + 1 of B-array
                                     (1024 *4) bytes = 4kB
```

```
64-6it V.A.
    Page size . 216 3 >> Page/Frame offset = 11 bits
                1:2"bytes
                             PTE size: 8 bytes (for every level)
   # of P.T. levels = 3.
                             Agrount of physical memory: 3268: 25
Dask Memory Requirement: 16 TB
had 1st level: Apages
het front 2nd level: Spages
         portnounce
   (a) Hof big used for page offset: 11 bib.
                                              (69-18)=253
   (6) # virtual pages/physical-france = 2
                              Physical Mem. Size
       Aphy sical frames =
                              Apages x (2 les/page) = 8 le B = 2 13 bytes
  (c) 18t level P.T. Size:
     :. Hof entries in 1st level P.T. = BB = 210
     2nd level P. T. Size = 8pages x (2kB/page) = 16kB
     : Hefentries in saraha 2nd level
                                     ____64 bib
                                3vd level . [ Endlevel
  :. V.A. is organized as:
                                 (-32 bib-) 11 bib
  : 1st-level # of index bib: 10
      2 nd - n
 (d) the paintach pages in Memory requirement: 16 TB: 29x240 bytes: 249 bytes
                                        : Only 44 - (11+10+11)= 12 bit of the 3rd level are wedle
   : Usage of virtual address space:
                             2nd level Splevel Offset
Marilo
    s) Size of 3rd level P.T. = 212 p (PTESize) = 212 pytes = 215 bytes
   Budlevel P.T. vequives
    : Hof pages required for 3rd level P.T. =
            16 +(212 8)+(212 2" 4) = (24 + 215 + 225) pages = 33,587,216
   . Hof pages required (for 3-level P.T. Scheme)
                                         - Apages/P.T.
                                                               (Reput)/(Flot) & 0 - 2039
                                       H of 1st level P.T.
               # of 2nd level P.Ts.
      Size
                                        No. of 2nd level P.T.
   (in pages)
   (e) Flot page table Scheme would require: 2 1 : 233
        (for task mentioned) (not general case)
                                                     for task mentioned.
```

I fla fer o(x1) add: x2, x2, 8 # no stall.

fadd.d f6, f4, f8 # 4 cycle stall, finishes on cycle #my #M#17. add: XI, XI, 8 (c) Reordered Code [with Register Renomin] (b) Hot cycles to complete a single iteration: 17 (-: from clock tycle 418, overlap of west iteration starts) Next 2000: add: fsd hadd.d wal.d ELD PLOW IF ID EX MEM WELL) 75 1 2 3 4 5 6 7 0 5 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 funded fa, fr, fo # no stall SPFin Silvin x3, x1, done # no stall, A cycle stall i finishes on cycle #15 bwe2 fsd -8 (x2), f6, # offset modified to all -8, 1 cycle state, frishes on cycle #17 buez x3, foo fed for, o(xi) Huo stall, for venamed to fo IF ID O M) M2 M3 M4 M5 M6 M7 MEM COE (13) Notes: 1) founded has latency = 6 of cycles => takes 7 cycles to complete. Ex (8) SOM WALL XX GE OF AT (d.) # of cycles/iteration of re-ordered code: 13 cycles/iteration # no shall IF 0,00000 A1 A2 A3 A4 MEN* (17) finishes on cycle #18 after slashing from cycle # 13 finishes on cycle #19 after starting from cycle #14 ID O O EX MEM WS(18)

IF O O IF ID EX MEM WB(20)

IF ID EX MEM WB(20)

IF ID EX MEM WB(21)

IF ID EX MEM WB(21)

WB(22) (41) Area passed possession (61)

ifedalism

The above Situation Cannot avise in KISC-V, if EX- Exports and spreadiction, disadvantage: there is a lacycle penalty if there is a branch misprediction, in comparison to an I-cycle penalty in MIB. See Appendix-C (C.7) of your textbook for details of 6. Steps: these steps. You are expected to describe each of these 1) Isine anny 2) Read Operands text in brief. 3) Execute 4) Write Resulty common. RAW Hazards: These are avoided by making the dependent instruction coart in it can functional unit, till the operand walne is ready
to be read from the register file (the Scoreboard controller gives permissions
to the functional unit when it can read it walnut from the register file.

WAW Hazards: Del coart WAW Hazards! Before issue, the destination register for an instruction is examined. If it is the same as the destination register of a currently active instruction in any of the functional unit, instruction issue stalls, a venaing stalled until the active unit has completed in WB (write WAR Hazards: After an instruction on has completed it is checked whether an preceding instruction is yet to complete it "Read Operands" phase, with one of its operands same as the destination register of "brite Result"

the inchrick under question. If this is the case, the "Write Result"

the inchrick under that has completed execution is not allowed that has completed execution is not allowed that has perform it wait the other instruction on which to perform it "Write Results"—it wait that the other instruction on which it has walk has a Completed it "Read Operands" stage. of Advantale if the way breezely to consist the curve access formed is since the bit time is show the new select signed is adverdy bet to the present However it crossed to respect the misbredies the fine of the post of the first of the breaking it the breaking it is the breaking. an ALL operation to a vegisted followed by a conditional bronch besended

the "Ents" instruction is englanded the El