

CS60003: High Performance Computer Architecture

Instruction Set Principles and RISC-V



IIT KHARAGPUR

Instructor:

Prof. Rajat Subhra Chakraborty

Professor


Dept. of Computer Science and Engineering

Indian Institute of Technology Kharagpur

Kharagpur, West Bengal, India 721302

E-mail: rschakraborty@cse.iitkgp.ac.in

Different Instruction Set Architectures



- **Most modern processors are load-store (including RISC-V)**
 - Every new architecture developed after 1980!
- **x86 processors support register-memory instructions**
- **Load-store architectures usually have relatively large number of General-purpose Registers (GPRs)**

Different Instruction Set Architectures

| Stack | Accumulator | Register (register-memory) | Register (load-store) |
|--------|-------------|-------------------------------|--------------------------|
| Push A | Load A | Load R1 ,A | Load R1 ,A |
| Push B | Add B | Add R3 ,R1 ,B | Load R2 ,B |
| Add | Store C | Store R3 ,C | Add R3 ,R1 ,R2 |
| Pop C | | | Store R3 ,C |

The code sequence for $C = A + B$ for four classes of instruction sets. Note that the **Add** instruction has implicit operands for stack and accumulator architectures and explicit operands for register architectures. It is assumed that A, B, and C all belong in memory and that the values of A and B cannot be destroyed. Figure A.1 shows the **Add** operation for each class of architecture.

RISC-V Registers

| Register | Name | Use | Saver |
|----------|----------|-------------------------------------|--------|
| x0 | zero | The constant value 0 | N.A. |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| x3 | gp | Global pointer | – |
| x4 | tp | Thread pointer | – |
| x5–x7 | t0–t2 | Temporaries | Caller |
| x8 | s0/fp | Saved register/frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10–x11 | a0–a1 | Function arguments/return values | Caller |
| x12–x17 | a2–a7 | Function arguments | Caller |
| x18–x27 | s2–s11 | Saved registers | Callee |
| x28–x31 | t3–t6 | Temporaries | Caller |
| f0–f7 | ft0–ft7 | FP temporaries | Caller |
| f8–f9 | fs0–fs1 | FP saved registers | Callee |
| f10–f11 | fa0–fa1 | FP function arguments/return values | Caller |
| f12–f17 | fa2–fa7 | FP function arguments | Caller |
| f18–f27 | fs2–fs11 | FP saved registers | Callee |
| f28–f31 | ft8–ft11 | FP temporaries | Caller |

RISC-V registers, names, usage, and calling conventions. In addition to the 32 general-purpose registers (x0–x31), RISC-V has 32 floating-point registers (f0–f31) that can hold either a 32-bit single-precision number or a 64-bit double-precision number. The registers that are preserved across a procedure call are labeled “Callee” saved.

Common Addressing Modes

| Addressing mode | Example instruction | Meaning | When used |
|--------------------|---------------------|---|--|
| Register | Add R4, R3 | $\text{Regs}[\text{R4}] \leftarrow \text{Regs}[\text{R4}] + \text{Regs}[\text{R3}]$ | When a value is in a register |
| Immediate | Add R4, 3 | $\text{Regs}[\text{R4}] \leftarrow \text{Regs}[\text{R4}] + 3$ | For constants |
| Displacement | Add R4, 100(R1) | $\text{Regs}[\text{R4}] \leftarrow \text{Regs}[\text{R4}] + \text{Mem}[100 + \text{Regs}[\text{R1}]]$ | Accessing local variables (+ simulates register indirect, direct addressing modes) |
| Register indirect | Add R4, (R1) | $\text{Regs}[\text{R4}] \leftarrow \text{Regs}[\text{R4}] + \text{Mem}[\text{Regs}[\text{R1}]]$ | Accessing using a pointer or a computed address |
| Indexed | Add R3, (R1+R2) | $\text{Regs}[\text{R3}] \leftarrow \text{Regs}[\text{R3}] + \text{Mem}[\text{Regs}[\text{R1}] + \text{Regs}[\text{R2}]]$ | Sometimes useful in array addressing: R1 = base of array; R2 = index amount |
| Direct or absolute | Add R1, (1001) | $\text{Regs}[\text{R1}] \leftarrow \text{Regs}[\text{R1}] + \text{Mem}[1001]$ | Sometimes useful for accessing static data; address constant may need to be large |
| Memory indirect | Add R1, @(R3) | $\text{Regs}[\text{R1}] \leftarrow \text{Regs}[\text{R1}] + \text{Mem}[\text{Mem}[\text{Regs}[\text{R3}]]]$ | If R3 is the address of a pointer p , then mode yields $*p$ |
| Autoincrement | Add R1, (R2)+ | $\begin{aligned} \text{Regs}[\text{R1}] &\leftarrow \text{Regs}[\text{R1}] + \text{Mem}[\text{Regs}[\text{R2}]] \\ \text{Regs}[\text{R2}] &\leftarrow \text{Regs}[\text{R2}] + d \end{aligned}$ | Useful for stepping through arrays within a loop. R2 points to start of array; each reference increments R2 by size of an element, d |
| Autodecrement | Add R1, -(R2) | $\begin{aligned} \text{Regs}[\text{R2}] &\leftarrow \text{Regs}[\text{R2}] - d \\ \text{Regs}[\text{R1}] &\leftarrow \text{Regs}[\text{R1}] + \text{Mem}[\text{Regs}[\text{R2}]] \end{aligned}$ | Same use as autoincrement. Autodecrement/-increment can also act as push/pop to implement a stack. |
| Scaled | Add R1, 100(R2)[R3] | $\text{Regs}[\text{R1}] \leftarrow \text{Regs}[\text{R1}] + \text{Mem}[100 + \text{Regs}[\text{R2}] + \text{Regs}[\text{R3}] * d]$ | Used to index arrays. May be applied to any indexed addressing mode in some computers |

- RISC architectures in general support relatively few addressing modes
- RISC-V supports:
 - Register, Immediate, Displacement
 - Can simulate two others:
 - Register indirect: Displacement with zero offset
 - Direct: Displacement with zero register (x0)
 - RISC-V also supports PC-relative addressing, for branch and jump instructions

Major Types of Instruction Encoding

| | | | | | |
|----------------------------------|------------------------|--------------------|-----|--------------------------|----------------------|
| Operation and no. of operands | Address specifier 1 | Address field 1 | ... | Address specifier n | Address field n |
|----------------------------------|------------------------|--------------------|-----|--------------------------|----------------------|

(A) Variable (e.g., Intel 80x86, VAX)

| | | | |
|-----------|--------------------|--------------------|--------------------|
| Operation | Address field 1 | Address field 2 | Address field 3 |
|-----------|--------------------|--------------------|--------------------|

(B) Fixed (e.g., RISC V, ARM, MIPS, PowerPC, SPARC)

| | | |
|-----------|----------------------|------------------|
| Operation | Address specifier | Address field |
|-----------|----------------------|------------------|


| | | | |
|-----------|------------------------|------------------------|------------------|
| Operation | Address specifier 1 | Address specifier 2 | Address field |
|-----------|------------------------|------------------------|------------------|

| | | | |
|-----------|----------------------|--------------------|--------------------|
| Operation | Address specifier | Address field 1 | Address field 2 |
|-----------|----------------------|--------------------|--------------------|

(C) Hybrid (e.g., RISC V Compressed (RV32IC), IBM 360/370, microMIPS, Arm Thumb2)

Three basic variations in instruction encoding: variable length, fixed length, and hybrid. The variable format can support any number of operands, with each address specifier determining the addressing mode and the length of the specifier for that operand. It generally enables the smallest code representation, because unused fields need not be included. The fixed format always has the same number of operands, with the addressing modes (if options exist) specified as part of the opcode. It generally results in the largest code size. Although the fields tend not to vary in their location, they will be used for different purposes by different instructions. The hybrid approach has multiple formats specified by the opcode, adding one or two fields to specify the addressing mode and one or two fields to specify the operand address.

RISC-V Instruction Encoding (layout)



| Instruction format | Primary use | rd | rs1 | rs2 | Immediate |
|--------------------|--|--|---|--|-------------------------------------|
| R-type | Register-register ALU instructions | Destination | First source | Second source | |
| I-type | ALU immediates Load | Destination | First source base register | | Value displacement |
| S-type | Store Compare and branch | | Base register first source | Data source to store second source | Displacement offset |
| U-type | Jump and link Jump and link register | Register destination for return PC | Target address for jump and link register | | Target address for jump and link |

The RISC-V instruction layout. There are two variations on these formats, called the SB and UJ formats; they deal with a slightly different treatment for immediate fields.

RISC-V Instruction Set Extensions

| Name of base or extension | Functionality |
|---------------------------|---|
| RV32I | Base 32-bit integer instruction set with 32 registers |
| RV32E | Base 32-bit instruction set but with only 16 registers; intended for very low-end embedded applications |
| RV64I | Base 64-bit instruction set; all registers are 64-bits, and instructions to move 64-bit from/to the registers (LD and SD) are added |
| M | Adds integer multiply and divide instructions |
| A | Adds atomic instructions needed for concurrent processing; see Chapter 5 |
| F | Adds single precision (32-bit) IEEE floating point, includes 32 32-bit floating point registers, instructions to load and store those registers and operate on them |
| D | Extends floating point to double precision, 64-bit, making the registers 64-bits, adding instructions to load, store, and operate on the registers |
| Q | Further extends floating point to add support for quad precision, adding 128-bit operations |
| L | Adds support for 64- and 128-bit decimal floating point for the IEEE standard |
| C | Defines a compressed version of the instruction set intended for small-memory-sized embedded applications. Defines 16-bit versions of common RV32I instructions |
| V | A future extension to support vector operations (see Chapter 4) |
| B | A future extension to support operations on bit fields |
| T | A future extension to support transactional memory |
| P | An extension to support packed SIMD instructions: see Chapter 4 |
| RV128I | A future base instruction set providing a 128-bit address space |

RV64IMAFD \equiv RV64G

RISC-V has three base instructions sets (and a reserved spot for a future fourth); all the extensions extend one of the base instruction sets. An instruction set is thus named by the base name followed by the extensions. For example, **RISC-V64IMAFD** refers to the base 64-bit instruction set with extensions M, A, F, and D. For consistency of naming and software, this combination is given the abbreviated name: **RV64G**, and we use RV64G through most of this text.

RISC-V Load and Store Instructions

| Example instruction | Instruction name | Meaning |
|---------------------|--------------------|--|
| ld x1,80(x2) | Load doubleword | $\text{Regs}[x1] \leftarrow \text{Mem}[80 + \text{Regs}[x2]]$ |
| lw x1,60(x2) | Load word | $\text{Regs}[x1] \leftarrow_{64} \text{Mem}[60 + \text{Regs}[x2]]_0^{32} \text{###}$ $\text{Mem}[60 + \text{Regs}[x2]]$ |
| lwu x1,60(x2) | Load word unsigned | $\text{Regs}[x1] \leftarrow_{64} 0^{32} \text{###} \text{Mem}[60 + \text{Regs}[x2]]$ |
| lb x1,40(x3) | Load byte | $\text{Regs}[x1] \leftarrow_{64} (\text{Mem}[40 + \text{Regs}[x3]]_0)^{56} \text{###}$ $\text{Mem}[40 + \text{Regs}[x3]]$ |
| lbu x1,40(x3) | Load byte unsigned | $\text{Regs}[x1] \leftarrow_{64} 0^{56} \text{###} \text{Mem}[40 + \text{Regs}[x3]]$ |
| lh x1,40(x3) | Load half word | $\text{Regs}[x1] \leftarrow_{64} (\text{Mem}[40 + \text{Regs}[x3]]_0)^{48} \text{###}$ $\text{Mem}[40 + \text{Regs}[x3]]$ |
| flw f0,50(x3) | Load FP single | $\text{Regs}[f0] \leftarrow_{64} \text{Mem}[50 + \text{Regs}[x3]] \text{###} 0^{32}$ |
| fld f0,50(x2) | Load FP double | $\text{Regs}[f0] \leftarrow_{64} \text{Mem}[50 + \text{Regs}[x2]]$ |
| sd x2,400(x3) | Store double | $\text{Mem}[400 + \text{Regs}[x3]] \leftarrow_{64} \text{Regs}[x2]$ |
| sw x3,500(x4) | Store word | $\text{Mem}[500 + \text{Regs}[x4]] \leftarrow_{32} \text{Regs}[x3]_{32..63}$ |
| fsw f0,40(x3) | Store FP single | $\text{Mem}[40 + \text{Regs}[x3]] \leftarrow_{32} \text{Regs}[f0]_{0..31}$ |
| fsd f0,40(x3) | Store FP double | $\text{Mem}[40 + \text{Regs}[x3]] \leftarrow_{64} \text{Regs}[f0]$ |
| sh x3,502(x2) | Store half | $\text{Mem}[502 + \text{Regs}[x2]] \leftarrow_{16} \text{Regs}[x3]_{48..63}$ |
| sb x2,41(x3) | Store byte | $\text{Mem}[41 + \text{Regs}[x3]] \leftarrow_8 \text{Regs}[x2]_{56..63}$ |

Notation is confusing: uses sign-bit to have index-0, most significant byte to have index 56..63 etc.!

The load and store instructions in RISC-V. Loads shorter than 64 bits are available in both sign-extended and zero-extended forms. All memory references use a single addressing mode. Of course, both loads and stores are available for all the data types shown. Because RV64G supports double precision floating point, all single precision floating point loads must be aligned in the FP register, which are 64-bits wide.

RISC-V Basic (integer) ALU Instructions Examples

| Example instruction | Instruction name | Meaning |
|---------------------|------------------------|---|
| add x1, x2, x3 | Add | $\text{Regs}[x1] \leftarrow \text{Regs}[x2] + \text{Regs}[x3]$ |
| addi x1, x2, 3 | Add immediate unsigned | $\text{Regs}[x1] \leftarrow \text{Regs}[x2] + 3$ |
| lui x1, 42 | Load upper immediate | $\text{Regs}[x1] \leftarrow s^{32} \#42\#0^{12}$ |
| sll x1, x2, 5 | Shift left logical | $\text{Regs}[x1] \leftarrow \text{Regs}[x2] \ll 5$ |
| slt x1, x2, x3 | Set less than | $\text{if } (\text{Regs}[x2] < \text{Regs}[x3])$ $\text{Regs}[x1] \leftarrow 1 \text{ else } \text{Regs}[x1] \leftarrow 0$ |

Note: the 64-bit instructions often sign extends the results to occupy 64 bits

Logic operations: **and**, **or**, **xor**, **andi**, **ori**, **xori**

The basic ALU instructions in RISC-V are available both with register-register operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

RISC-V Branch and Jump Instructions Examples

| Example instruction | Instruction name | Meaning |
|--------------------------------|------------------------|--|
| <code>jal x1,offset</code> | Jump and link | $\text{Regs}[\text{x1}] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$ |
| <code>jalr x1,x2,offset</code> | Jump and link register | $\text{Regs}[\text{x1}] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{Regs}[\text{x2}] + \text{offset}$ |
| <code>beq x3,x4,offset</code> | Branch equal zero | $\text{if } (\text{Regs}[\text{x3}] == \text{Regs}[\text{x4}]) \text{PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$ |
| <code>bgt x3,x4,name</code> | Branch not equal zero | $\text{if } (\text{Regs}[\text{x3}] > \text{Regs}[\text{x4}]) \text{PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$ |

Typical control flow instructions in RISC-V. All control instructions, except jumps to an address in a register, are PC-relative.

RISC-V Floating-point Instructions Examples

| Instruction type/opcode | Instruction meaning |
|--------------------------------------|--|
| <i>Floating point</i> | <i>FP operations on DP and SP formats</i> |
| fadd.d, fadd.s | Add DP, SP numbers |
| fsub.d, fsub.s | Subtract DP, SP numbers |
| fmul.d, fmul.s | Multiply DP, SP floating point |
| fmadd.d, fmadd.s, fnmadd.d, fnmadd.s | Multiply-add DP, SP numbers; negative multiply-add DP, SP numbers |
| fmsub.d, fmsub.s, fnmsub.d, fnmsub.s | Multiply-sub DP, SP numbers; negative multiply-sub DP, SP numbers |
| fdiv.d, fdiv.s | Divide DP, SP floating point |
| fsqrt.d, fsqrt.s | Square root DP, SP floating point |
| fmax.d, fmax.s, fmin.d, fmin.s | Maximum and minimum DP, SP floating point |
| fcvt.____, fcvt.____u, fcvt.__u.____ | Convert instructions: FCVT.x.y converts from type x to type y, where x and y are L (64-bit integer), W (32-bit integer), D (DP), or S (SP). Integers can be unsigned (U) |
| feq.____, flt.____, fle.____ | Floating-point compare between floating-point registers and record the Boolean result in integer register; “__” = S for single-precision, D for double-precision |
| fclass.d, fclass.s | Writes to integer register a 10-bit mask that indicates the class of the floating-point number ($-\infty$, $+\infty$, -0 , $+0$, NaN, ...) |
| fsgnj.____, fsgnjn.____, fsgnjx.____ | Sign-injection instructions that changes only the sign bit: copy sign bit from other source, the opposite of sign bit of other source, XOR of the 2 sign bits |

*Thank
you*

