Dual-Port RAM Verification using UVM

```
// READ-WRITE on memory
module dual_port_ram #(parameter DATA_WIDTH = 8,parameter
ADDR_WIDTH = 8,parameter RAM_DEPTH  = 256)(
        input logic clk,rst_n,wr_en_a,rd_en_a,wr_en_b,rd_en_b,
        input logic [DATA_WIDTH-1:0] data_in_a,data_in_b,
        input logic [ADDR_WIDTH-1:0] addr_a,addr_b,
        output logic [DATA_WIDTH-1:0] data_out_a,data_out_b );

logic [DATA_WIDTH-1:0] ram [0:RAM_DEPTH-1];
integer i;

always_ff @(posedge clk) begin
        if (!rst_n) begin
                data_out_a <= '0;
                data_out_b <= '0;

                for (i = 0; i < RAM_DEPTH; i = i + 1) begin
                        ram[i] <= '0;
                end
        end
       else begin

                if (wr_en_a)
                        ram[addr_a] <= data_in_a;
```

```
            if (wr_en_b && !(wr_en_a && (addr_a == addr_b)))
                ram[addr_b] <= data_in_b;

            if (rd_en_a)
                data_out_a <= ram[addr_a];
            if (rd_en_b)
                data_out_b <= ram[addr_b];
        end
end

endmodule
```

Testbench

```
//
interface ram_if(input logic clk, input logic rst_n);
        logic wr_en_a;
        logic rd_en_a;
        logic wr_en_b;
        logic rd_en_b;
        logic [7:0] data_in_a;
      logic [7:0] data_in_b;
       logic [7:0] addr_a;
      logic [7:0] addr_b;
        logic [7:0] data_out_a;
      logic [7:0] data_out_b;
```

```
endinterface

//
class seq_item extends uvm_sequence_item;
        rand bit       wr_en_a;
      rand bit       rd_en_a;
      rand bit       wr_en_b;
      rand bit       rd_en_b;
        rand bit [7:0] data_in_a;
      rand bit [7:0] data_in_b;
      rand bit [7:0] addr_a;
      rand bit [7:0] addr_b;
      bit [7:0] data_out_a;
      bit [7:0] data_out_b;

        `uvm_object_utils_begin(seq_item)
        `uvm_field_int(wr_en_a,UVM_ALL_ON)
      `uvm_field_int(rd_en_a,UVM_ALL_ON)
      `uvm_field_int(wr_en_b,UVM_ALL_ON)
      `uvm_field_int(rd_en_b,UVM_ALL_ON)
      `uvm_field_int(data_in_a,UVM_ALL_ON)
      `uvm_field_int(data_in_b,UVM_ALL_ON)
      `uvm_field_int(addr_a, UVM_ALL_ON)
      `uvm_field_int(addr_b, UVM_ALL_ON)
```

```
	`uvm_field_int(data_out_a,UVM_ALL_ON)
	`uvm_field_int(data_out_b,UVM_ALL_ON)
	 `uvm_object_utils_end

	 function new(string name = "seq_item");
		super.new(name);
	 endfunction

endclass

//
class base_seq extends uvm_sequence #(seq_item);
	 seq_item req;
	 `uvm_object_utils(base_seq)

	 function new(string name = "base_seq");
		super.new(name);
	 endfunction

	 task body();

		`uvm_info(get_type_name(), "Base sequence started :", UVM_LOW)

		repeat(100) begin
			`uvm_do_with(req, { wr_en_a == 1; rd_en_a == 0; wr_en_b == 0; rd_en_b == 0;})
```

```
        end

        repeat(5) begin
            `uvm_do_with(req, { wr_en_a == 0; rd_en_a == 0; wr_en_b == 1; rd_en_b == 0;})
        end

        repeat(50) begin
            `uvm_do_with(req, { wr_en_a == 0; rd_en_a == 1; wr_en_b == 0; rd_en_b == 0;})
        end

        repeat(5) begin
            `uvm_do_with(req, { wr_en_a == 0; rd_en_a == 0; wr_en_b == 0; rd_en_b == 1;})
        end

        repeat(5) begin
            `uvm_do_with(req, { wr_en_a == 1; rd_en_a == 0; wr_en_b == 1; rd_en_b == 0; addr_a != addr_b;})
        end

        repeat(5) begin
            `uvm_do_with(req, { wr_en_a == 0; rd_en_a == 1; wr_en_b == 0; rd_en_b == 1;})
        end
```

```
		repeat(5) begin
			`uvm_do_with(req, { wr_en_a == 1; rd_en_a == 0; wr_en_b == 1; rd_en_b == 0; addr_a == addr_b;})
		end

		repeat(5) begin
			`uvm_do_with(req, { wr_en_a == 1; rd_en_a == 1; wr_en_b == 0; rd_en_b == 0;})
		end

		repeat(5) begin
			`uvm_do(req)
		end

		`uvm_info(get_type_name(), "Base sequence completed",UVM_LOW)
	endtask

endclass

//
class seqcr extends uvm_sequencer #(seq_item);
	`uvm_component_utils(seqcr)

	function new(string name = "seqcr", uvm_component parent = null);
		super.new(name, parent);
```

```
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
    endfunction

endclass

//
class driver extends uvm_driver #(seq_item);
    virtual ram_if vif;
    `uvm_component_utils(driver)

    function new(string name = "driver", uvm_component parent = null);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual ram_if)::get(this, "", "vif", vif))
            `uvm_fatal(get_type_name(), "Virtual interface not found")
    endfunction

    task run_phase(uvm_phase phase);
        forever begin
```

```
                seq_item_port.get_next_item(req);
                @(negedge vif.clk);
                vif.wr_en_a   <= req.wr_en_a;
            vif.rd_en_a   <= req.rd_en_a;
            vif.wr_en_b   <= req.wr_en_b;
            vif.rd_en_b   <= req.rd_en_b;
                vif.data_in_a <= req.data_in_a;
                vif.data_in_b <= req.data_in_b;
                vif.addr_a    <= req.addr_a;
                vif.addr_b    <= req.addr_b;

                `uvm_info(get_type_name(), $sformatf("DRIVER:
A[WR=%0d RD=%0d ADDR=%0h DATA=%0h] B[WR=%0d RD=%0d
ADDR=%0h
DATA=%0h]",req.wr_en_a,req.rd_en_a,req.addr_a,req.data_in_a,req.wr_en_b,req.
rd_en_b,req.addr_b,req.data_in_b), UVM_LOW)

                @(posedge vif.clk);
                seq_item_port.item_done();
            end
        endtask

endclass

//
class monitor extends uvm_monitor;
        virtual ram_if vif;
```

```
uvm_analysis_port #(seq_item) mon_ap;
`uvm_component_utils(monitor)

function new(string name = "monitor", uvm_component parent = null);
        super.new(name, parent);
        mon_ap = new("mon_ap", this);
endfunction

function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual ram_if)::get(this, "", "vif", vif))
                `uvm_fatal(get_type_name(), "Virtual interface not found")
endfunction

task run_phase(uvm_phase phase);
        seq_item mon_item;
        forever begin
                @(posedge vif.clk);
                if (!vif.rst_n)
                        continue;
                #1;
                if (vif.wr_en_a || vif.rd_en_a || vif.wr_en_b || vif.rd_en_b) begin
                        mon_item = seq_item::type_id::create("mon_item");

                        mon_item.wr_en_a   = vif.wr_en_a;
```

```
                mon_item.rd_en_a   = vif.rd_en_a;
                mon_item.wr_en_b   = vif.wr_en_b;
                mon_item.rd_en_b   = vif.rd_en_b;
                mon_item.data_in_a = vif.data_in_a;
                mon_item.data_in_b = vif.data_in_b;
                mon_item.addr_a    = vif.addr_a;
                mon_item.addr_b    = vif.addr_b;
                mon_item.data_out_a = vif.data_out_a;
                mon_item.data_out_b = vif.data_out_b;

                mon_ap.write(mon_item);
            end
        end
    endtask

endclass

//
class scoreboard extends uvm_scoreboard;
    `uvm_component_utils(scoreboard)
    uvm_analysis_imp #(seq_item, scoreboard) imp;

    bit [7:0] ref_ram [0:255];

    function new(string name = "ram_scoreboard", uvm_component parent);
```

```
        super.new(name, parent);
        imp = new("imp", this);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);

        foreach (ref_ram[i]) begin
            ref_ram[i] = 8'h00;
        end
    endfunction

function void write(seq_item tx);

      bit [7:0] exp_a;
     bit [7:0] exp_b;

     if (tx.rd_en_a) begin
         exp_a = ref_ram[tx.addr_a];
     end

     if (tx.rd_en_b) begin
         exp_b = ref_ram[tx.addr_b];
     end
```

```
        if (tx.rd_en_a) begin
            if (tx.data_out_a === exp_a) begin
                `uvm_info("SCOREBOARD",$sformatf("PORT A PASS: ADDR=%0h EXPECTED=%0h ACTUAL=%0h", tx.addr_a,exp_a,tx.data_out_a),UVM_LOW)
            end
            else begin
                `uvm_error("SCOREBOARD",$sformatf("PORT A FAIL: ADDR=%0h EXPECTED=%0h ACTUAL=%0h", tx.addr_a,exp_a,tx.data_out_a))
            end
        end

        if (tx.rd_en_b) begin
            if (tx.data_out_b === exp_b) begin
                `uvm_info("SCOREBOARD", $sformatf("PORT B PASS: ADDR=%0h EXPECTED=%0h ACTUAL=%0h", tx.addr_b,exp_b,tx.data_out_b),UVM_LOW)
            end
            else begin
                `uvm_error("SCOREBOARD",$sformatf("PORT B FAIL: ADDR=%0h EXPECTED=%0h ACTUAL=%0h", tx.addr_b,exp_b,tx.data_out_b))
            end
        end

        if (tx.wr_en_a) begin
            ref_ram[tx.addr_a] = tx.data_in_a;
        end
```

```
        if (tx.wr_en_b && !(tx.wr_en_a && (tx.addr_a == tx.addr_b))) begin
            ref_ram[tx.addr_b] = tx.data_in_b;
        end

    endfunction

endclass

//
class agent extends uvm_agent;
    `uvm_component_utils(agent)
    driver  drv;
    seqcr   seqr;
    monitor mon;

    function new(string name = "agent", uvm_component parent = null);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        drv = driver::type_id::create("drv", this);
        seqr = seqcr::type_id::create("seqr", this);
        mon = monitor::type_id::create("mon", this);
```

```
    endfunction

    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        drv.seq_item_port.connect(seqr.seq_item_export);
    endfunction

endclass

//
class env extends uvm_env;
    `uvm_component_utils(env)
    agent      agt;
    scoreboard sb;

    function new(string name = "env", uvm_component parent = null);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        agt = agent::type_id::create("agt", this);
        sb = scoreboard::type_id::create("sb", this);
    endfunction
```

```
        function void connect_phase(uvm_phase phase);
                super.connect_phase(phase);
                agt.mon.mon_ap.connect(sb.imp);
        endfunction

endclass

//
class base_test extends uvm_test;
        `uvm_component_utils(base_test)
        env env_o;

        function new(string name = "base_test", uvm_component parent = null);
                super.new(name, parent);
        endfunction

        function void build_phase(uvm_phase phase);
                super.build_phase(phase);
                env_o = env::type_id::create("env_o", this);
        endfunction

        task run_phase(uvm_phase phase);
                base_seq bseq;

                phase.raise_objection(this);
```

```
            bseq = base_seq::type_id::create("bseq");
          bseq.start(env_o.agt.seqr);
            phase.drop_objection(this);
            `uvm_info(get_type_name(), "End of testcase", UVM_LOW)
      endtask

endclass

//
package ram_pkg;

    `include "uvm_macros.svh"

    import uvm_pkg::*;

    `include "sequence_item.sv"
    `include "sequence.sv"
    `include "sequencer.sv"
    `include "driver.sv"
    `include "monitor.sv"
    `include "scoreboard.sv"
    `include "agent.sv"
    `include "environment.sv"
    `include "test.sv"
```

```
endpackage

//
`include "uvm_macros.svh"

import uvm_pkg::*;
import ram_pkg::*;

module tb_top;

bit clk;
bit rst_n;

always #5 clk = ~clk;

ram_if vif(clk, rst_n);

dual_port_ram #(.DATA_WIDTH(8),.ADDR_WIDTH(8),.RAM_DEPTH(256))
DUT (.clk (vif.clk),.rst_n (vif.rst_n),.wr_en_a (vif.wr_en_a),.rd_en_a
(vif.rd_en_a),.wr_en_b (vif.wr_en_b),.rd_en_b (vif.rd_en_b),.data_in_a
(vif.data_in_a),.data_in_b (vif.data_in_b), .addr_a (vif.addr_a),.addr_b
(vif.addr_b),.data_out_a (vif.data_out_a),.data_out_b (vif.data_out_b));

initial begin
        rst_n = 1'b0;
      vif.wr_en_a = 0;
      vif.rd_en_a = 0;
```

```
        vif.wr_en_b = 0;
        vif.rd_en_b = 0;
        vif.data_in_a = 0;
        vif.data_in_b = 0;
        vif.addr_a = 0;
        vif.addr_b = 0;

          repeat(3)
          @(posedge clk);
          rst_n = 1'b1;
end

initial begin
        uvm_config_db#(virtual ram_if)::set(null,"*","vif",vif);
end

initial begin
        run_test("base_test");
end

initial begin
        $fsdbDumpfile("dual_port_ram.fsdb");
        $fsdbDumpvars(0, tb_top);
end
```

endmodule

Run-Command

[b23n_sarif_727@prac3 dual_port_ram]$ ls

agent.sv dual_port_ram_design.sv monitor.sv ram_pkg.sv sequencer.sv simv.cst test.sv

csrc dual_port_ram.fsdb novas_dump.log scoreboard.sv sequence.sv simv.daidir ucli.key

driver.sv environment.sv ram_if.sv sequence_item.sv simv tb_top.sv vc_hdrs.h

[b23n_sarif_727@prac3 dual_port_ram]$ vcs -sverilog dual_port_ram_design.sv ram_if.sv ram_pkg.sv tb_top.sv -ntb_opts uvm -kdb -lca -debug_access+all -full64

[b23n_sarif_727@prac3 dual_port_ram]$ ./simv

[b23n_sarif_727@prac3 dual_port_ram]$ ./simv -verdi

Simulation Outputs

UVM_INFO sequence.sv(12) @ 0: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base sequence started :

UVM_INFO driver.sv(29) @ 10: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8 DATA=53] B[WR=0 RD=0 ADDR=34 DATA=a6]

UVM_INFO driver.sv(29) @ 20: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2f DATA=a7] B[WR=0 RD=0 ADDR=37 DATA=7d]

UVM_INFO driver.sv(29) @ 30: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=31 DATA=e8] B[WR=0 RD=0 ADDR=47 DATA=d]

UVM_INFO driver.sv(29) @ 40: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=23 DATA=26] B[WR=0 RD=0 ADDR=9 DATA=2f]

UVM_INFO driver.sv(29) @ 50: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ec DATA=bd] B[WR=0 RD=0 ADDR=4e DATA=d5]

UVM_INFO driver.sv(29) @ 60: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=10 DATA=bc] B[WR=0 RD=0 ADDR=7b DATA=9d]

UVM_INFO driver.sv(29) @ 70: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=5b DATA=9a] B[WR=0 RD=0 ADDR=bd DATA=94]

UVM_INFO driver.sv(29) @ 80: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8a DATA=c4] B[WR=0 RD=0 ADDR=82 DATA=33]

UVM_INFO driver.sv(29) @ 90: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=1f DATA=95] B[WR=0 RD=0 ADDR=4c DATA=e]

UVM_INFO driver.sv(29) @ 100: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=41 DATA=46] B[WR=0 RD=0 ADDR=ef DATA=f6]

UVM_INFO driver.sv(29) @ 110: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2f DATA=98] B[WR=0 RD=0 ADDR=e DATA=4e]

UVM_INFO driver.sv(29) @ 120: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=79 DATA=bc] B[WR=0 RD=0 ADDR=7e DATA=fd]

UVM_INFO driver.sv(29) @ 130: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=36 DATA=90] B[WR=0 RD=0 ADDR=be DATA=86]

UVM_INFO driver.sv(29) @ 140: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=34 DATA=7e] B[WR=0 RD=0 ADDR=28 DATA=7d]

UVM_INFO driver.sv(29) @ 150: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=f2 DATA=66] B[WR=0 RD=0 ADDR=62 DATA=96]

UVM_INFO driver.sv(29) @ 160: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=44 DATA=44] B[WR=0 RD=0 ADDR=a8 DATA=ec]

UVM_INFO driver.sv(29) @ 170: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2e DATA=b4] B[WR=0 RD=0 ADDR=0 DATA=22]

UVM_INFO driver.sv(29) @ 180: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b7 DATA=e0] B[WR=0 RD=0 ADDR=db DATA=72]

UVM_INFO driver.sv(29) @ 190: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=95 DATA=c2] B[WR=0 RD=0 ADDR=18 DATA=2c]

UVM_INFO driver.sv(29) @ 200: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=7a DATA=69] B[WR=0 RD=0 ADDR=4d DATA=a7]

UVM_INFO driver.sv(29) @ 210: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ac DATA=1b] B[WR=0 RD=0 ADDR=44 DATA=7c]

UVM_INFO driver.sv(29) @ 220: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=63 DATA=27] B[WR=0 RD=0 ADDR=7f DATA=8c]

UVM_INFO driver.sv(29) @ 230: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=33 DATA=f0] B[WR=0 RD=0 ADDR=4c DATA=4d]

UVM_INFO driver.sv(29) @ 240: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d4 DATA=97] B[WR=0 RD=0 ADDR=72 DATA=8a]

UVM_INFO driver.sv(29) @ 250: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=f6 DATA=55] B[WR=0 RD=0 ADDR=be DATA=33]

UVM_INFO driver.sv(29) @ 260: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8c DATA=ef] B[WR=0 RD=0 ADDR=b5 DATA=75]

UVM_INFO driver.sv(29) @ 270: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=4f DATA=c1] B[WR=0 RD=0 ADDR=49 DATA=82]

UVM_INFO driver.sv(29) @ 280: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e4 DATA=96] B[WR=0 RD=0 ADDR=cd DATA=91]

UVM_INFO driver.sv(29) @ 290: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=82 DATA=fd] B[WR=0 RD=0 ADDR=1b DATA=1a]

UVM_INFO driver.sv(29) @ 300: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=48 DATA=7f] B[WR=0 RD=0 ADDR=41 DATA=23]

UVM_INFO driver.sv(29) @ 310: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e4 DATA=e7] B[WR=0 RD=0 ADDR=15 DATA=85]

UVM_INFO driver.sv(29) @ 320: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=64 DATA=53] B[WR=0 RD=0 ADDR=72 DATA=35]

UVM_INFO driver.sv(29) @ 330: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b4 DATA=31] B[WR=0 RD=0 ADDR=23 DATA=f4]

UVM_INFO driver.sv(29) @ 340: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=20 DATA=77] B[WR=0 RD=0 ADDR=9b DATA=40]

UVM_INFO driver.sv(29) @ 350: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ba DATA=d3] B[WR=0 RD=0 ADDR=6e DATA=7c]

UVM_INFO driver.sv(29) @ 360: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=94 DATA=9b] B[WR=0 RD=0 ADDR=17 DATA=d3]

UVM_INFO driver.sv(29) @ 370: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=6d DATA=4c] B[WR=0 RD=0 ADDR=b2 DATA=73]

UVM_INFO driver.sv(29) @ 380: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=5d DATA=9a] B[WR=0 RD=0 ADDR=57 DATA=72]

UVM_INFO driver.sv(29) @ 390: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e0 DATA=64] B[WR=0 RD=0 ADDR=a5 DATA=0]

UVM_INFO driver.sv(29) @ 400: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b0 DATA=47] B[WR=0 RD=0 ADDR=f DATA=ce]

UVM_INFO driver.sv(29) @ 410: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=27 DATA=2f] B[WR=0 RD=0 ADDR=e DATA=b0]

UVM_INFO driver.sv(29) @ 420: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8e DATA=68] B[WR=0 RD=0 ADDR=b2 DATA=27]

UVM_INFO driver.sv(29) @ 430: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=5a DATA=e1] B[WR=0 RD=0 ADDR=8a DATA=71]

UVM_INFO driver.sv(29) @ 440: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=6d DATA=2c] B[WR=0 RD=0 ADDR=4e DATA=7c]

UVM_INFO driver.sv(29) @ 450: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b1 DATA=ef] B[WR=0 RD=0 ADDR=98 DATA=f8]

UVM_INFO driver.sv(29) @ 460: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=61 DATA=a8] B[WR=0 RD=0 ADDR=a6 DATA=41]

UVM_INFO driver.sv(29) @ 470: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=93 DATA=18] B[WR=0 RD=0 ADDR=54 DATA=ce]

UVM_INFO driver.sv(29) @ 480: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=7f DATA=33] B[WR=0 RD=0 ADDR=84 DATA=af]

UVM_INFO driver.sv(29) @ 490: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=94 DATA=5e] B[WR=0 RD=0 ADDR=13 DATA=25]

UVM_INFO driver.sv(29) @ 500: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e4 DATA=2b] B[WR=0 RD=0 ADDR=48 DATA=5b]

UVM_INFO driver.sv(29) @ 510: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ba DATA=23] B[WR=0 RD=0 ADDR=95 DATA=18]

UVM_INFO driver.sv(29) @ 520: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=3e DATA=ce] B[WR=0 RD=0 ADDR=e4 DATA=5a]

UVM_INFO driver.sv(29) @ 530: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=cc DATA=d0] B[WR=0 RD=0 ADDR=a2 DATA=4d]

UVM_INFO driver.sv(29) @ 540: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=9c DATA=cf] B[WR=0 RD=0 ADDR=f4 DATA=21]

UVM_INFO driver.sv(29) @ 550: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=80 DATA=d9] B[WR=0 RD=0 ADDR=a7 DATA=89]

UVM_INFO driver.sv(29) @ 560: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e6 DATA=65] B[WR=0 RD=0 ADDR=6c DATA=a8]

UVM_INFO driver.sv(29) @ 570: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=de DATA=26] B[WR=0 RD=0 ADDR=9 DATA=b0]

UVM_INFO driver.sv(29) @ 580: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=f9 DATA=5e] B[WR=0 RD=0 ADDR=7f DATA=21]

UVM_INFO driver.sv(29) @ 590: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=95 DATA=7c] B[WR=0 RD=0 ADDR=e5 DATA=58]

UVM_INFO driver.sv(29) @ 600: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=db DATA=9c] B[WR=0 RD=0 ADDR=4e DATA=f7]

UVM_INFO driver.sv(29) @ 610: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d7 DATA=c0] B[WR=0 RD=0 ADDR=a8 DATA=da]

UVM_INFO driver.sv(29) @ 620: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8a DATA=5a] B[WR=0 RD=0 ADDR=fe DATA=cc]

UVM_INFO driver.sv(29) @ 630: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=af DATA=d9] B[WR=0 RD=0 ADDR=9e DATA=1d]

UVM_INFO driver.sv(29) @ 640: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2d DATA=2b] B[WR=0 RD=0 ADDR=11 DATA=3e]

UVM_INFO driver.sv(29) @ 650: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b6 DATA=f6] B[WR=0 RD=0 ADDR=55 DATA=5d]

UVM_INFO driver.sv(29) @ 660: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2f DATA=80] B[WR=0 RD=0 ADDR=da DATA=31]

UVM_INFO driver.sv(29) @ 670: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=66 DATA=b1] B[WR=0 RD=0 ADDR=8f DATA=7c]

UVM_INFO driver.sv(29) @ 680: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=fc DATA=7a] B[WR=0 RD=0 ADDR=e0 DATA=e6]

UVM_INFO driver.sv(29) @ 690: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=37 DATA=84] B[WR=0 RD=0 ADDR=94 DATA=3b]

UVM_INFO driver.sv(29) @ 700: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ab DATA=e7] B[WR=0 RD=0 ADDR=83 DATA=1f]

UVM_INFO driver.sv(29) @ 710: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=aa DATA=cd] B[WR=0 RD=0 ADDR=68 DATA=2b]

UVM_INFO driver.sv(29) @ 720: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=11 DATA=ae] B[WR=0 RD=0 ADDR=b6 DATA=65]

UVM_INFO driver.sv(29) @ 730: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d1 DATA=1a] B[WR=0 RD=0 ADDR=cf DATA=ea]

UVM_INFO driver.sv(29) @ 740: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=6a DATA=63] B[WR=0 RD=0 ADDR=c3 DATA=5e]

UVM_INFO driver.sv(29) @ 750: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d8 DATA=f8] B[WR=0 RD=0 ADDR=c DATA=d0]

UVM_INFO driver.sv(29) @ 760: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=54 DATA=b4] B[WR=0 RD=0 ADDR=8f DATA=68]

UVM_INFO driver.sv(29) @ 770: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=16 DATA=c4] B[WR=0 RD=0 ADDR=2e DATA=5a]

UVM_INFO driver.sv(29) @ 780: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a7 DATA=51] B[WR=0 RD=0 ADDR=f8 DATA=49]

UVM_INFO driver.sv(29) @ 790: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=8e DATA=49] B[WR=0 RD=0 ADDR=57 DATA=a0]

UVM_INFO driver.sv(29) @ 800: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=2d DATA=13] B[WR=0 RD=0 ADDR=c1 DATA=a8]

UVM_INFO driver.sv(29) @ 810: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=85 DATA=d9] B[WR=0 RD=0 ADDR=9c DATA=f2]

UVM_INFO driver.sv(29) @ 820: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=28 DATA=42] B[WR=0 RD=0 ADDR=c4 DATA=a]

UVM_INFO driver.sv(29) @ 830: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e5 DATA=3b] B[WR=0 RD=0 ADDR=2b DATA=78]

UVM_INFO driver.sv(29) @ 840: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=45 DATA=d] B[WR=0 RD=0 ADDR=dc DATA=1]

UVM_INFO driver.sv(29) @ 850: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a4 DATA=9f] B[WR=0 RD=0 ADDR=12 DATA=ea]

UVM_INFO driver.sv(29) @ 860: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b9 DATA=c] B[WR=0 RD=0 ADDR=6e DATA=63]

UVM_INFO driver.sv(29) @ 870: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ac DATA=42] B[WR=0 RD=0 ADDR=7 DATA=a7]

UVM_INFO driver.sv(29) @ 880: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=9a DATA=de] B[WR=0 RD=0 ADDR=8d DATA=61]

UVM_INFO driver.sv(29) @ 890: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=c6 DATA=d3] B[WR=0 RD=0 ADDR=4e DATA=7d]

UVM_INFO driver.sv(29) @ 900: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=76 DATA=33] B[WR=0 RD=0 ADDR=ae DATA=f6]

UVM_INFO driver.sv(29) @ 910: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a8 DATA=16] B[WR=0 RD=0 ADDR=a9 DATA=53]

UVM_INFO driver.sv(29) @ 920: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=3c DATA=84] B[WR=0 RD=0 ADDR=c0 DATA=eb]

UVM_INFO driver.sv(29) @ 930: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=59 DATA=be] B[WR=0 RD=0 ADDR=1c DATA=f4]

UVM_INFO driver.sv(29) @ 940: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=f4 DATA=b2] B[WR=0 RD=0 ADDR=dc DATA=89]

UVM_INFO driver.sv(29) @ 950: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=4e DATA=4d] B[WR=0 RD=0 ADDR=e2 DATA=e0]

UVM_INFO driver.sv(29) @ 960: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=5d DATA=fa] B[WR=0 RD=0 ADDR=3c DATA=e1]

UVM_INFO driver.sv(29) @ 970: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=cf DATA=6a] B[WR=0 RD=0 ADDR=4c DATA=2d]

UVM_INFO driver.sv(29) @ 980: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d7 DATA=aa] B[WR=0 RD=0 ADDR=f9 DATA=13]

UVM_INFO driver.sv(29) @ 990: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=4b DATA=8a] B[WR=0 RD=0 ADDR=11 DATA=7]

UVM_INFO driver.sv(29) @ 1000: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=ca DATA=b1] B[WR=0 RD=0 ADDR=a1 DATA=31]

UVM_INFO driver.sv(29) @ 1010: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=23 DATA=3e] B[WR=1 RD=0 ADDR=42 DATA=b0]

UVM_INFO driver.sv(29) @ 1020: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=20 DATA=8e] B[WR=1 RD=0 ADDR=2d DATA=f6]

UVM_INFO driver.sv(29) @ 1030: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=c DATA=3d] B[WR=1 RD=0 ADDR=84 DATA=3a]

UVM_INFO driver.sv(29) @ 1040: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=13 DATA=fe] B[WR=1 RD=0 ADDR=f8 DATA=ab]

UVM_INFO driver.sv(29) @ 1050: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=53 DATA=54] B[WR=1 RD=0 ADDR=bf DATA=1f]

UVM_INFO driver.sv(29) @ 1060: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=f2 DATA=e7] B[WR=0 RD=0 ADDR=57 DATA=4d]

UVM_INFO scoreboard.sv(36) @ 1066: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=f2 EXPECTED=66 ACTUAL=66

UVM_INFO driver.sv(29) @ 1070: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=2b DATA=b3] B[WR=0 RD=0 ADDR=b1 DATA=29]

UVM_INFO scoreboard.sv(36) @ 1076: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=2b EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1080: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=53 DATA=ec] B[WR=0 RD=0 ADDR=f9 DATA=e3]

UVM_INFO scoreboard.sv(36) @ 1086: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=53 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1090: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=ad DATA=fb] B[WR=0 RD=0 ADDR=4e DATA=b3]

UVM_INFO scoreboard.sv(36) @ 1096: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=ad EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1100: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=c8 DATA=f0] B[WR=0 RD=0 ADDR=b0 DATA=24]

UVM_INFO scoreboard.sv(36) @ 1106: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=c8 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1110: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=92 DATA=9e] B[WR=0 RD=0 ADDR=33 DATA=3f]

UVM_INFO scoreboard.sv(36) @ 1116: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=92 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1120: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=bd DATA=14] B[WR=0 RD=0 ADDR=81 DATA=2a]

UVM_INFO scoreboard.sv(36) @ 1126: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=bd EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1130: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=d6 DATA=91] B[WR=0 RD=0 ADDR=be DATA=14]

UVM_INFO scoreboard.sv(36) @ 1136: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=d6 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1140: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=21 DATA=da] B[WR=0 RD=0 ADDR=83 DATA=d0]

UVM_INFO scoreboard.sv(36) @ 1146: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=21 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1150: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=3 DATA=9f] B[WR=0 RD=0 ADDR=21 DATA=b9]

UVM_INFO scoreboard.sv(36) @ 1156: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=3 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1160: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=15 DATA=98] B[WR=0 RD=0 ADDR=9b DATA=9]

UVM_INFO scoreboard.sv(36) @ 1166: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=15 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1170: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=62 DATA=be] B[WR=0 RD=0 ADDR=f0 DATA=fe]

UVM_INFO scoreboard.sv(36) @ 1176: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=62 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1180: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=5e DATA=c6] B[WR=0 RD=0 ADDR=f1 DATA=ed]

UVM_INFO scoreboard.sv(36) @ 1186: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=5e EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1190: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=a4 DATA=98] B[WR=0 RD=0 ADDR=3b DATA=c2]

UVM_INFO scoreboard.sv(36) @ 1196: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=a4 EXPECTED=9f ACTUAL=9f

UVM_INFO driver.sv(29) @ 1200: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=3d DATA=6b] B[WR=0 RD=0 ADDR=e8 DATA=f3]

UVM_INFO scoreboard.sv(36) @ 1206: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=3d EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1210: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=a6 DATA=cb] B[WR=0 RD=0 ADDR=7c DATA=45]

UVM_INFO scoreboard.sv(36) @ 1216: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=a6 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1220: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=86 DATA=e9] B[WR=0 RD=0 ADDR=2b DATA=ee]

UVM_INFO scoreboard.sv(36) @ 1226: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=86 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1230: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=8d DATA=ab] B[WR=0 RD=0 ADDR=e5 DATA=c]

UVM_INFO scoreboard.sv(36) @ 1236: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=8d EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1240: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=1c DATA=86] B[WR=0 RD=0 ADDR=98 DATA=d4]

UVM_INFO scoreboard.sv(36) @ 1246: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=1c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1250: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=1d DATA=25] B[WR=0 RD=0 ADDR=2d DATA=2b]

UVM_INFO scoreboard.sv(36) @ 1256: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=1d EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1260: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=3f DATA=2d] B[WR=0 RD=0 ADDR=a3 DATA=7c]

UVM_INFO scoreboard.sv(36) @ 1266: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=3f EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1270: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=ba DATA=d4] B[WR=0 RD=0 ADDR=2f DATA=b1]

UVM_INFO scoreboard.sv(36) @ 1276: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=ba EXPECTED=23 ACTUAL=23

UVM_INFO driver.sv(29) @ 1280: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=8c DATA=97] B[WR=0 RD=0 ADDR=43 DATA=90]

UVM_INFO scoreboard.sv(36) @ 1286: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=8c EXPECTED=ef ACTUAL=ef

UVM_INFO driver.sv(29) @ 1290: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=a8 DATA=1] B[WR=0 RD=0 ADDR=d3 DATA=aa]

UVM_INFO scoreboard.sv(36) @ 1296: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=a8 EXPECTED=16 ACTUAL=16

UVM_INFO driver.sv(29) @ 1300: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=e8 DATA=bc] B[WR=0 RD=0 ADDR=12 DATA=40]

UVM_INFO scoreboard.sv(36) @ 1306: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e8 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1310: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=c8 DATA=35] B[WR=0 RD=0 ADDR=2a DATA=aa]

UVM_INFO scoreboard.sv(36) @ 1316: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=c8 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1320: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=41 DATA=70] B[WR=0 RD=0 ADDR=e3 DATA=7d]

UVM_INFO scoreboard.sv(36) @ 1326: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=41 EXPECTED=46 ACTUAL=46

UVM_INFO driver.sv(29) @ 1330: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=5e DATA=87] B[WR=0 RD=0 ADDR=46 DATA=4c]

UVM_INFO scoreboard.sv(36) @ 1336: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=5e EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1340: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=2c DATA=89] B[WR=0 RD=0 ADDR=5d DATA=ad]

UVM_INFO scoreboard.sv(36) @ 1346: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=2c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1350: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=6 DATA=7d] B[WR=0 RD=0 ADDR=ae DATA=7a]

UVM_INFO scoreboard.sv(36) @ 1356: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=6 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1360: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=9d DATA=5f] B[WR=0 RD=0 ADDR=38 DATA=e6]

UVM_INFO scoreboard.sv(36) @ 1366: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=9d EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1370: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=46 DATA=4e] B[WR=0 RD=0 ADDR=d7 DATA=c4]

UVM_INFO scoreboard.sv(36) @ 1376: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=46 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1380: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=68 DATA=cb] B[WR=0 RD=0 ADDR=4d DATA=92]

UVM_INFO scoreboard.sv(36) @ 1386: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=68 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1390: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=ee DATA=84] B[WR=0 RD=0 ADDR=a DATA=f0]

UVM_INFO scoreboard.sv(36) @ 1396: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=ee EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1400: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=1c DATA=db] B[WR=0 RD=0 ADDR=fd DATA=96]

UVM_INFO scoreboard.sv(36) @ 1406: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=1c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1410: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=15 DATA=14] B[WR=0 RD=0 ADDR=59 DATA=8e]

UVM_INFO scoreboard.sv(36) @ 1416: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=15 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1420: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=16 DATA=c5] B[WR=0 RD=0 ADDR=fe DATA=4c]

UVM_INFO scoreboard.sv(36) @ 1426: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=16 EXPECTED=c4 ACTUAL=c4

UVM_INFO driver.sv(29) @ 1430: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=13 DATA=a3] B[WR=0 RD=0 ADDR=5a DATA=63]

UVM_INFO scoreboard.sv(36) @ 1436: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=13 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1440: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=8a DATA=72] B[WR=0 RD=0 ADDR=76 DATA=bc]

UVM_INFO scoreboard.sv(36) @ 1446: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=8a EXPECTED=5a ACTUAL=5a

UVM_INFO driver.sv(29) @ 1450: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=2c DATA=4f] B[WR=0 RD=0 ADDR=1f DATA=f9]

UVM_INFO scoreboard.sv(36) @ 1456: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=2c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1460: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=c9 DATA=a4] B[WR=0 RD=0 ADDR=a6 DATA=62]

UVM_INFO scoreboard.sv(36) @ 1466: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=c9 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1470: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=2 DATA=b1] B[WR=0 RD=0 ADDR=e7 DATA=fb]

UVM_INFO scoreboard.sv(36) @ 1476: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=2 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1480: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=93 DATA=5] B[WR=0 RD=0 ADDR=bc DATA=6b]

UVM_INFO scoreboard.sv(36) @ 1486: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=93 EXPECTED=18 ACTUAL=18

UVM_INFO driver.sv(29) @ 1490: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=1c DATA=e5] B[WR=0 RD=0 ADDR=89 DATA=c3]

UVM_INFO scoreboard.sv(36) @ 1496: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=1c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1500: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=21 DATA=4e] B[WR=0 RD=0 ADDR=a7 DATA=d9]

UVM_INFO scoreboard.sv(36) @ 1506: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=21 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1510: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=7a DATA=0] B[WR=0 RD=0 ADDR=2d DATA=d1]

UVM_INFO scoreboard.sv(36) @ 1516: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=7a EXPECTED=69 ACTUAL=69

UVM_INFO driver.sv(29) @ 1520: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=e3 DATA=4] B[WR=0 RD=0 ADDR=16 DATA=4]

UVM_INFO scoreboard.sv(36) @ 1526: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e3 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1530: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=a9 DATA=fe] B[WR=0 RD=0 ADDR=48 DATA=5a]

UVM_INFO scoreboard.sv(36) @ 1536: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=a9 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1540: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=b1 DATA=db] B[WR=0 RD=0 ADDR=83 DATA=34]

UVM_INFO scoreboard.sv(36) @ 1546: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=b1 EXPECTED=ef ACTUAL=ef

UVM_INFO driver.sv(29) @ 1550: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=e6 DATA=9d] B[WR=0 RD=0 ADDR=cd DATA=c2]

UVM_INFO scoreboard.sv(36) @ 1556: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e6 EXPECTED=65 ACTUAL=65

UVM_INFO driver.sv(29) @ 1560: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=ad DATA=19] B[WR=0 RD=1 ADDR=21 DATA=16]

UVM_INFO scoreboard.sv(45) @ 1566: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=21 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1570: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=9 DATA=13] B[WR=0 RD=1 ADDR=9f DATA=1c]

UVM_INFO scoreboard.sv(45) @ 1576: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=9f EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1580: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=f5 DATA=db] B[WR=0 RD=1 ADDR=b2 DATA=9b]

UVM_INFO scoreboard.sv(45) @ 1586: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=b2 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1590: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=68 DATA=fd] B[WR=0 RD=1 ADDR=b3 DATA=97]

UVM_INFO scoreboard.sv(45) @ 1596: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=b3 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1600: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=8b DATA=df] B[WR=0 RD=1 ADDR=4a DATA=99]

UVM_INFO scoreboard.sv(45) @ 1606: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=4a EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1610: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=81 DATA=82] B[WR=1 RD=0 ADDR=2a DATA=f]

UVM_INFO driver.sv(29) @ 1620: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=e5 DATA=ea] B[WR=1 RD=0 ADDR=55 DATA=20]

UVM_INFO driver.sv(29) @ 1630: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=d9 DATA=b9] B[WR=1 RD=0 ADDR=9f DATA=37]

UVM_INFO driver.sv(29) @ 1640: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a8 DATA=a6] B[WR=1 RD=0 ADDR=3e DATA=bc]

UVM_INFO driver.sv(29) @ 1650: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=df DATA=14] B[WR=1 RD=0 ADDR=27 DATA=6e]

UVM_INFO driver.sv(29) @ 1660: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=ba DATA=56] B[WR=0 RD=1 ADDR=8c DATA=81]

UVM_INFO scoreboard.sv(36) @ 1666: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=ba EXPECTED=23 ACTUAL=23

UVM_INFO scoreboard.sv(45) @ 1666: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=8c EXPECTED=ef ACTUAL=ef

UVM_INFO driver.sv(29) @ 1670: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=e7 DATA=79] B[WR=0 RD=1 ADDR=b7 DATA=a6]

UVM_INFO scoreboard.sv(36) @ 1676: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e7 EXPECTED=0 ACTUAL=0

UVM_INFO scoreboard.sv(45) @ 1676: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=b7 EXPECTED=e0 ACTUAL=e0

UVM_INFO driver.sv(29) @ 1680: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=73 DATA=8a] B[WR=0 RD=1 ADDR=51 DATA=a3]

UVM_INFO scoreboard.sv(36) @ 1686: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=73 EXPECTED=0 ACTUAL=0

UVM_INFO scoreboard.sv(45) @ 1686: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=51 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1690: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=c5 DATA=85] B[WR=0 RD=1 ADDR=e4 DATA=6d]

UVM_INFO scoreboard.sv(36) @ 1696: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=c5 EXPECTED=0 ACTUAL=0

UVM_INFO scoreboard.sv(45) @ 1696: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=e4 EXPECTED=2b ACTUAL=2b

UVM_INFO driver.sv(29) @ 1700: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=db DATA=9a] B[WR=0 RD=1 ADDR=39 DATA=60]

UVM_INFO scoreboard.sv(36) @ 1706: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=db EXPECTED=9c ACTUAL=9c

UVM_INFO scoreboard.sv(45) @ 1706: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=39 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1710: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a7 DATA=95] B[WR=1 RD=0 ADDR=a7 DATA=2c]

UVM_INFO driver.sv(29) @ 1720: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=92 DATA=d4] B[WR=1 RD=0 ADDR=92 DATA=2d]

UVM_INFO driver.sv(29) @ 1730: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=a2 DATA=eb] B[WR=1 RD=0 ADDR=a2 DATA=2a]

UVM_INFO driver.sv(29) @ 1740: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=fb DATA=53] B[WR=1 RD=0 ADDR=fb DATA=4f]

UVM_INFO driver.sv(29) @ 1750: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=0 ADDR=b3 DATA=fe] B[WR=1 RD=0 ADDR=b3 DATA=4c]

UVM_INFO driver.sv(29) @ 1760: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=2f DATA=1d] B[WR=0 RD=0 ADDR=9f DATA=2f]

UVM_INFO scoreboard.sv(36) @ 1766: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=2f EXPECTED=80 ACTUAL=80

UVM_INFO driver.sv(29) @ 1770: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=e9 DATA=6e] B[WR=0 RD=0 ADDR=e DATA=b6]

UVM_INFO scoreboard.sv(36) @ 1776: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e9 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1780: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=56 DATA=b2] B[WR=0 RD=0 ADDR=5f DATA=fc]

UVM_INFO scoreboard.sv(36) @ 1786: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=56 EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1790: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=ec DATA=c4] B[WR=0 RD=0 ADDR=56 DATA=ad]

UVM_INFO scoreboard.sv(36) @ 1796: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=ec EXPECTED=bd ACTUAL=bd

UVM_INFO driver.sv(29) @ 1800: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=6c DATA=90] B[WR=0 RD=0 ADDR=b4 DATA=7e]

UVM_INFO scoreboard.sv(36) @ 1806: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=6c EXPECTED=0 ACTUAL=0

UVM_INFO driver.sv(29) @ 1810: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=1c DATA=cc] B[WR=1 RD=1 ADDR=48 DATA=da]

UVM_INFO scoreboard.sv(36) @ 1816: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=1c EXPECTED=0 ACTUAL=0

UVM_INFO scoreboard.sv(45) @ 1816: uvm_test_top.env_o.sb [SCOREBOARD] PORT B PASS: ADDR=48 EXPECTED=7f ACTUAL=7f

UVM_INFO driver.sv(29) @ 1820: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=44 DATA=bb] B[WR=1 RD=0 ADDR=16 DATA=eb]

UVM_INFO driver.sv(29) @ 1830: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=1 RD=1 ADDR=e9 DATA=78] B[WR=0 RD=0 ADDR=b3 DATA=38]

UVM_INFO scoreboard.sv(36) @ 1836: uvm_test_top.env_o.sb [SCOREBOARD] PORT A PASS: ADDR=e9 EXPECTED=6e ACTUAL=6e

UVM_INFO driver.sv(29) @ 1840: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=0 ADDR=70 DATA=f6] B[WR=0 RD=0 ADDR=d3 DATA=d9]

UVM_INFO driver.sv(29) @ 1850: uvm_test_top.env_o.agt.drv [driver] DRIVER: A[WR=0 RD=1 ADDR=3b DATA=39] B[WR=1 RD=0 ADDR=56 DATA=af]

UVM_INFO sequence.sv(50) @ 1855: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base sequence completed

UVM_INFO test.sv(22) @ 1855: uvm_test_top [base_test] End of testcase

UVM_INFO /usr/synopsys/vcs/W-2024.09-1/etc/uvm/base/uvm_objection.svh(1274) @ 1855: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity

UVM_INFO : 263

UVM_WARNING : 0

UVM_ERROR : 0

UVM_FATAL : 0

** Report counts by id

[RNTST] 1

[SCOREBOARD] 73

[TEST_DONE] 1

[base_seq] 2

[base_test] 1

[driver] 185


$finish called from file "/usr/synopsys/vcs/W-2024.09-1/etc/uvm/base/uvm_root.svh", line 437.


$finish at simulation time 1855


V C S S i m u l a t i o n R e p o r t


Time: 1855

Simulation waveform


G1
addr_a[7:0]
addr_b[7:0]
clk
data_in_a[7:0]
data_in_b[7:0]
data_out_a[7:0]
data_out_b[7:0]
i[31:0]
rd_en_a
rd_en_b
rst_n
wr_en_a
wr_en_b
G2
0
20
40
60
80
100
3b 0 8 2f 31 23 ec 10 5b 8a 1f 41
56 0 34 37 47 9 4e 7b bd 82 4c ef
0 -> 1
39 0 53 a7 e8 26 bd bc 9a c4 95 46
af 0 a6 7d d 2f d5 9d 94 33 e f6
6e -> 0 XX
7f XX
256 X
1
0
1
0
1


G1
addr_a[7:0]
addr_b[7:0]
clk
a_in_a[7:0]
a_in_b[7:0]
_out_a[7:0]
_out_b[7:0]
i[31:0]
rd_en_a
rd_en_b
rst_n
wr_en_a
wr_en_b
G2
1,020
1,040
1,060
1,080
1,100
1,120
3b 23 20 c 13 53 f2 2b 53 ad c8 92 bd
56 42 2d 84 f8 bf 57 b1 f9 4e b0 33 81
0 -> 1
39 3e 8e 3d fe 54 e7 b3 ec fb f0 9e 14
af b0 f6 3a ab 1f 4d 29 e3 b3 24 3f 2a
6e -> 0 0 66
7f 0
256 256
1
0
1
0
1


G1
addr_a[7:0]
addr_b[7:0]
clk
data_in_a[7:0]
data_in_b[7:0]
data_out_a[7:0]
data_out_b[7:0]
i[31:0]
rd_en_a
rd_en_b
rst_n
wr_en_a
wr_en_b
G2
1,560
1,580
1,600
1,620
1,640
1,660
3b ad 9 f5 68 8b 81 e5 d9 a8 df ba
56 21 9f b2 b3 4a 2a 55 9f 3e 27 8c
0 -> 1
39 19 13 db fd df 82 ea b9 a6 14 56
af 16 1c 9b 97 99 f 20 37 bc 6e 81
6e -> 0 65
7f 0
256
1
0
1
0
1


1,810
1,820
1,830
1,840
1,850
1,860
1,870
1c
44
e9
70
3b
48
16
b3
d3
56
cc
bb
78
f6
39
da
eb
38
d9
af
0
6e
0
7f
256