



SN65HVD10, SN65HVD10Q, SN75HVD10 SN65HVD11, SN65HVD11Q, SN75HVD11 SN65HVD12, SN75HVD12

SLLS505M-FEBRUARY 2002-REVISED JULY 2013

## 3.3-V RS-485 TRANSCEIVERS

Check for Samples: SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11, SN65HVD11Q, SN75HVD11, SN65HVD12, SN75HVD12

#### **FEATURES**

www.ti.com

- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates (1) of 1 Mbps, 10 Mbps, and 32 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short Circuit Protection From –7 V to 12 V
- Low-Current Standby Mode . . . 1 μA Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint

#### **APPLICATIONS**


- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks


#### (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

#### DESCRIPTION

The SN65HVD10, SN75HVD10. SN65HVD11. SN75HVD11, SN65HVD12, SN75HVD12 and combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Very low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{\rm CC}=0$ . These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS505M - FEBRUARY 2002-REVISED JULY 2013

www.ti.com

TRUMENTS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

SIGNALING	LINIT LOADS	-	PACKAGE		COIC MARKING
RATE	UNIT LOADS	T <sub>A</sub>	SOIC <sup>(1)</sup>	PDIP	SOIC MARKING
32 Mbps	1/2		SN65HVD10D	SN65HVD10P	VP10
10 Mbps	1/8	-40°C to 85°C	SN65HVD11D	SN65HVD11P	VP11
1 Mbps	1/8		SN65HVD12D	SN65HVD12P	VP12
32 Mbps	1/2		SN75HVD10D	SN75HVD10P	VN10
10 Mbps	1/8	−0°C to 70°C	SN75HVD11D	SN75HVD11P	VN11
1 Mbps	1/8		SN75HVD12D	SN75HVD12P	VN12
32 Mbps	1/2	-40°C to 125°C	SN65HVD10QD	SN65HVD10QP	VP10Q
10 Mbps	1/8	-40 C to 125°C	SN65HVD11QD	SN65HVD11QP	VP11Q

<sup>(1)</sup> The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN75HVD11DR).

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1) (2)

				UNIT
Vcc	Supply voltage ran	ge		-0.3 V to 6 V
	Voltage range at A	or B		–9 V to 14 V
	Input voltage range	e at D, DE, R or RE		-0.5 V to V <sub>CC</sub> + 0.5 V
	Voltage input range	e, transient pulse, A and B, throug	gh 100 Ω, see Figure 11	−50 V to 50 V
lo	Receiver output cu	irrent		-11 mA to 11 mA
		11	A, B, and GND	±16 kV
	Electrostatic discharge	Human body model <sup>(3)</sup>	All pins	±4 kV
	alsonarge	Charged-device model (4)	All pins charge	±1 kV
	Continuous total po	ower dissipation		See Dissipation Rating Table
	Electrical Fast Trai	nsient/Burst <sup>(5)</sup>	A, B, and GND	±4 kV
TJ	Junction temperatu	ıre		170°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D <sup>(2)</sup>	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D <sup>(3)</sup>	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
Р	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A and IEC 60749-26.

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.

<sup>(5)</sup> Tested in accordance with IEC 61000-4-4.

<sup>(2)</sup> Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

<sup>(3)</sup> Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		3		3.6		
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (sepa	rately or common mode)	-7 <sup>(1)</sup>		12		
V <sub>IH</sub>	High-level input voltage	D, DE, RE	2		$V_{CC}$	V	
V <sub>IL</sub>	Low-level input voltage	D, DE, RE	0		0.8		
V <sub>ID</sub>	Differential input voltage	Figure 7	-12		12		
	I Pale Java Lauriani anno at	Driver	-60			1	
I <sub>OH</sub>	High-level output current	Receiver	-8			mA	
		Driver			60		
I <sub>OL</sub>	Low-level output current	Receiver			8	mA	
R <sub>L</sub>	Differential load resistance	,	54	60		Ω	
C <sub>L</sub>	Differential load capacitance			50		pF	
		HVD10			32		
	Signaling rate	HVD11			10	Mbps	
		HVD12			1		
T <sub>J</sub> <sup>(2)</sup>	Junction temperature	'			145	°C	

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- 2) See thermal characteristics table for information regarding this specification.

#### DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		$I_1 = -18 \text{ mA}$		-1.5			V
			I <sub>O</sub> = 0		2		V <sub>CC</sub>	
V <sub>OD</sub>	Differential output voltage (2)		$R_L = 54 \Omega$ , See	Figure 1	1.5			V
			$V_{\text{test}} = -7 \text{ V to } 1$	2 V, See Figure 2	1.5			
$\Delta  V_{OD} $	Change in magnitude of differential voltage	output	See Figure 1 an	nd Figure 2	-0.2		0.2	٧
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output	voltage				400		mV
V <sub>OC(SS)</sub>	Steady-state common-mode output	voltage	See Figure 3		1.4		2.5	V
$\Delta V_{OC(SS)}$	Change in steady-state common-movoltage	ode output	- Occ rigure o		-0.0 5		0.05	V
l <sub>OZ</sub>	High-impedance output current		See receiver inp	out currents				
	land summer	D			-100		0	
lı	Input current	DE			0		100	μA
I <sub>OS</sub>	Short-circuit output current		-7 V ≤ V <sub>O</sub> ≤ 12	V	-250		250	mA
C <sub>(OD)</sub>	Differential output capacitance		$V_{OD} = 0.4 \sin (4)$	E6πt) + 0.5 V, DE at 0 V		16		pF
			RE at V <sub>CC</sub> , D & DE at V <sub>CC</sub> , No load	Receiver disabled and driver enabled		9	15.5	mA
I <sub>CC</sub>	Supply current		RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μΑ
			RE at 0 V, D & DE at V <sub>CC</sub> , No load	Receiver enabled and driver enabled		9	15.5	mA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

<sup>(2)</sup> For  $T_A > 85^{\circ}C$ ,  $V_{CC}$  is ±5%.



#### DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		HVD10		5	8.5	16	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD11		18	25	40	ns
		HVD12		135	200	300	
		HVD10		5	8.5	16	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD11		18	25	40	ns
		HVD12		135	200	300	
		HVD10		3	4.5	10	
t <sub>r</sub>	Differential output signal rise time	HVD11	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 4	10	20	30	ns
		HVD12	- Occ riguio 4	100	170	300	
		HVD10		3	4.5	10	
t <sub>f</sub>	Differential output signal fall time	HVD11		10	20	30	ns
		HVD12		100	170	300	
		HVD10				1.5	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD11				2.5	ns
,		HVD12				7	
		HVD10				6	
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD11				11	ns
		HVD12				100	
		HVD10				31	
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output				55	ns	
	level output	HVD12				300	
		HVD10				25	
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high- impedance output	HVD11		55			ns
	impedance output	HVD12				300	
		HVD10				26	
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	HVD11				55	ns
	level output	HVD12	$R_L = 110 \Omega$ , $\overline{RE}$ at 0 V,			300	
		HVD10	See Figure 6			26	
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high- impedance output				75		
	impodanoe odiput	HVD12				400	
t <sub>PZH</sub>	Propagation delay time, standby-to-high-level output	ut	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V, See Figure 5			6	μs
t <sub>PZL</sub>	Propagation delay time, standby-to-low-level output	t	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V, See Figure 6			6	μs

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

 <sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	Т	EST CONDITIO	NS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				-0.065	-0.01	
V <sub>IT</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA			-0.2	-0.1		V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )					35		mV
$V_{IK}$	Enable-input clamp voltage	$I_I = -18 \text{ mA}$			-1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -8 \text{ mA},$	See Figure 7	2.4			V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA},$	See Figure 7			0.4	V
loz	High-impedance-state output current	$V_O = 0$ or $V_{CC}$	RE at V <sub>CC</sub>		-1		1	μΑ
		$V_A$ or $V_B = 12 V$				0.05	0.11	
		$V_A$ or $V_B = 12 V$ ,	V <sub>CC</sub> = 0 V	HVD11, HVD12,		0.06	0.13	Л
		$V_A$ or $V_B = -7 \text{ V}$		Other input at 0 V	-0.1	-0.05		mA
	Due input current	$V_A$ or $V_B = -7 V$ ,	$V_{CC} = 0 V$		-0.05	-0.04		
I <sub>I</sub>	Bus input current	$V_A$ or $V_B = 12 V$				0.2	0.5	
		$V_A$ or $V_B = 12 V$ ,	V <sub>CC</sub> = 0 V	HVD10,		0.25	0.5	A
		$V_A$ or $V_B = -7 \text{ V}$		Other input at 0 V	-0.4	-0.2		mA
		$V_A$ or $V_B = -7 V$ ,	V <sub>CC</sub> = 0 V		-0.4	-0.15		
I <sub>IH</sub>	High-level input current, RE	V <sub>IH</sub> = 2 V			-30		0	μΑ
I <sub>IL</sub>	Low-level input current, RE	V <sub>IL</sub> = 0.8 V			-30		0	μΑ
C <sub>ID</sub>	Differential input capacitance	V <sub>ID</sub> = 0.4 sin (4E6	πt) + 0.5 V, DE a	at 0 V		15		pF
		RE at 0 V, D & DE at 0 V, No load	Receiver enab disabled	led and driver		4	8	mA
I <sub>CC</sub>	Supply current	RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disab disabled (stand			1	5	μΑ
		RE at 0 V, D & DE at V <sub>CC</sub> , No load	Receiver enab enabled	led and driver		9	15.5	mA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.



#### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD10		12.5	20	25	no
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD10		12.5	20	25	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	HVD11 HVD12	V <sub>ID</sub> = -1.5 V to 1.5 V,	30	55	70	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD11 HVD12	C <sub>L</sub> = 15 pF, See Figure 8	30	55	70	ns
		HVD10				1.5	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD11				4	ns
		HVD12				4	
		HVD10				8	
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD11				15	ns
		HVD12				15	
t <sub>r</sub>	Output signal rise time		C <sub>L</sub> = 15 pF,	1	2	5	
t <sub>f</sub>	Output signal fall time		See Figure 8	1	2	5	ns
t <sub>PZH</sub> <sup>(1)</sup>	Output enable time to high level					15	
t <sub>PZL</sub> <sup>(1)</sup>	Output enable time to low level		$C_1 = 15  pF$ , DE at 3 V,			15	
t <sub>PHZ</sub>			See Figure 9			20	ns
t <sub>PLZ</sub>	Output disable time from low level					15	
t <sub>PZH</sub> <sup>(2)</sup>	Propagation delay time, standby-to-high-level out	put	C <sub>L</sub> = 15 pF, DE at 0,			6	
t <sub>PZL</sub> <sup>(2)</sup>	Propagation delay time, standby-to-low-level outp	ut	See Figure 10			6	μs

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply

#### THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted (1)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
0	Junction-to-ambient thermal	High-K board (3), No airflow	D pkg		121		
$\theta_{JA}$	resistance (2)	No airflow <sup>(4)</sup>	P pkg		93		
0	Junction-to-board thermal	High-K board	D pkg		67		°C/W
$\theta_{JB}$	resistance	See <sup>(4)</sup>	P pkg		57		°C/VV
0	Junction-to-case thermal		D pkg		41		
$\theta_{JC}$	resistance		P pkg		55		
		R <sub>1</sub> = 60 O C <sub>1</sub> = 50 pF	HVD10 (32 Mbps)		198	250	
$P_D$	Device power dissipation	$R_L$ = 60 $\Omega$ , $C_L$ = 50 pF, DE at $V_{CC}$ , $\overline{RE}$ at 0 V, Input to D a 50% duty cycle square	HVD11 (10 Mbps)		141	176	mW
		wave at indicated signaling rate	HVD12 (500 kbps)		133	161	
_	A	High-K board, No airflow	D pkg	-40		116	
T <sub>A</sub>	Ambient air temperature	No airflow <sup>(4)</sup>	P pkg	-40		123	°C
$T_{JSD}$	Thermal shutdown junction temp	erature			165		

<sup>(1)</sup> See Application Information section for an explanation of these parameters.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(2)</sup> The intent of θ<sub>JA</sub> specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

<sup>(3)</sup> JSD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

<sup>(4)</sup> JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.



#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V<sub>OD</sub> Test Circuit and Voltage and Current Definitions

Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit




Input: PRR = 500 kHz, 50% Duty Cycle, $t_r$ <6ns,  $t_f$ <6ns,  $Z_O$  = 50  $\Omega$ 

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  <6 ns,  $t_{f}$  <6 ns,  $Z_{o}$  = 50  $\Omega$ 


Figure 4. Driver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms





Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  <6 ns,  $t_{f}$  <6 ns,  $Z_{o}$  = 50  $\Omega$ 

Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms





Figure 7. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 





Figure 8. Receiver Switching Test Circuit and Voltage Waveforms





Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  <6 ns,  $t_{f}$  <6 ns,  $Z_{o}$  = 50  $\Omega$ 





Figure 9. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled





Generator: PRR = 100 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 





Figure 10. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Test Circuit, Transient Over Voltage Test



#### **FUNCTION TABLES**

Table 1. DRIVER<sup>(1)</sup>

		OUTI	PUTS
INPUT D	ENABLE DE	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z
Open	Н	Н	L

<sup>(1)</sup> H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate


Table 2. RECEIVER<sup>(1)</sup>

DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≤ -0.2 V	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
-0.01 V ≤ V <sub>ID</sub>	L	Н
Х	Н	Z
Open Circuit	L	Н
Short circuit	L	Н

<sup>(1)</sup> H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate




#### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**





	R1/R2	R3
SN65HVD10	<b>9 k</b> Ω	<b>45 k</b> Ω
SN65HVD11	<b>36 k</b> Ω	<b>180 k</b> Ω
SN65HVD12	<b>36 k</b> Ω	<b>180 k</b> Ω




#### TYPICAL CHARACTERISTICS













#### **TYPICAL CHARACTERISTICS (continued)**






#### VS DRIVER LOW-LEVEL OUTPUT VOLTAGE 200 T<sub>A</sub> = 25°C 180 DE at V<sub>CC</sub> IOL - Low-Level Output Current - mA Dat 0 V 160 $V_{CC} = 3.3 V$ 140 120 100 80 60 40 20 0 2 -4 -2 0 8 V<sub>OL</sub> – Driver Low-Level Output Voltage – V


Figure 18.


**LOW-LEVEL OUTPUT CURRENT** 






## **TYPICAL CHARACTERISTICS (continued)**








The time  $t_{PZL}(x)$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.



#### APPLICATION INFORMATION



Device	Number of Devices on Bus
HVD10	64
HVD11	256
HVD12	256

NOTE: The line should be terminated at both ends with its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 23. Typical Application Circuit




Figure 24. HVD12 Input and Output Through 2000 Feet of Cable

An example application for the HVD12 is illustrated in Figure 23. Two HVD12 transceivers are used to communicate data through a 2000 foot (600 m) length of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a  $100-\Omega$  resistor, matching the cable characteristic impedance. Figure 24 illustrates operation at a signaling rate of 250 kbps.

#### **LOW-POWER STANDBY MODE**

When both the driver and receiver are disabled (DE low and RE high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.



#### THERMAL CHARACTERISTICS OF IC PACKAGES

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in  $\theta_{IA}$  can be measured between these two test cards.

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 25.




Figure 25. Thermal Resistance

SLLS505M-FEBRUARY 2002-REVISED JULY 2013



www.ti.com

## **REVISION HISTORY**

Changes from Revision J (February 2009) to Revision K	Page
Added new section 'LOW-POWER STANDBY MODE', in the Application Information section	16
Changes from Revision K (September 2011) to Revision L	Page
• Added TYP = -0.65 V to V <sub>IT+</sub>	5
• Added TYP = -0.1 V to V <sub>IT</sub>	5
Changes from Revision L (July 2013) to Revision M	Page
Changed the V <sub>IT+</sub> TYP value From: -0.65 V To: -0.065 V	5





10-Jun-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	Samples
SN65HVD10P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD10	Samples
SN65HVD10PE4	ACTIVE	PDIP	Р	8		TBD	Call TI	Call TI	-40 to 85		Samples
SN65HVD10QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD10QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		VP10Q	Samples
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD10QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	Samples
SN65HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	Samples
SN65HVD11P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	Samples
SN65HVD11PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	Samples
SN65HVD11QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples



www.ti.com

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD11QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	Samples
SN65HVD11QDRG4	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		Samples
SN65HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Samples
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	Sample
SN65HVD12P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	Sample
SN65HVD12PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	Sample
SN75HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		VN10	Samples
SN75HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Sample
SN75HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Sample
SN75HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	Sample
SN75HVD10P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD10	Sample
SN75HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Sample
SN75HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Sample
SN75HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Sample
SN75HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	Sample



## PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samples
SN75HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samples
SN75HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samples
SN75HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	Samples
SN75HVD12P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples
SN75HVD12PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65HVD10, SN65HVD11, SN65HVD12:

Enhanced Product: SN65HVD10-EP, SN65HVD12-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 19-Jul-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 19-Jul-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD10QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6

# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>