
SLLS005B - OCTOBER 1980 - REVISED MAY 1995

- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch Free)
- **Designed to Implement Control Bus** Interface
- **SN75161B Designed for Single Controller**
- SN75162B Designed for Multiple **Controllers**
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- **High-Impedance pnp Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )


## description

The SN75161B and SN75162B eight-channel, general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE-488 bus.


The SN75161B and SN75162B feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A powerup/-down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during V<sub>CC</sub> power up and power down.



SN75162B...DW PACKAGE



## SN75162B...N PACKAGE



NC-No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS005B - OCTOBER 1980 - REVISED MAY 1995

#### description (continued)

The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V<sub>CC</sub> is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

#### **Function Tables**

#### **SN75161B RECEIVE/TRANSMIT**

	CONTROLS			BUS-MANAGEMENT CHANNELS						IANNELS	
DC	TE	ATN†	ATN†	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD	
			(Controlled by DC)					(Controlled by TE)			
Н	Н	Н	R		R	R	Т	_	R	R	
Н	Н	L	K	ı	K	11	R	'	K	K	
L	L	Н	т	R	т	т	R	R	т	т	
L	L	L	ı	ĸ	I	I	Т	K	I	'	
Н	L	Х	R	T	R	R	R	R	Т	Т	
L	Н	Х	T	R	T	T	T	T	R	R	

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

#### **SN75162B RECEIVE/TRANSMIT**

	CON	TROLS			BUS-MANA	GEMENT C	HANNELS		DATA-TR	DATA-TRANSFER CHANNELS		
SC	DC	TE	ATN†	ATN†	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD	
				(Controlled by DC)		(Controlle	(Controlled by SC)		(Controlled by TE)		TE)	
	Н	Н	Н	R	т			Т	т	R	R	
	Н	Н	L	I N	ı			R	'	N.	K	
	L	L	Н	_	R			R	R	т	+	
	L	L	L	'	ĸ			Т	K	ı ı	ı	
	Н	L	Х	R	Т			R	R	Т	Т	
	L	Н	Х	Т	R			Т	Т	R	R	
Н						Т	Т					
L						R	R					

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.




<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

TATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### CHANNEL-IDENTIFICATION TABLE


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control (SN75162B only)	
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End of Identity	
DAV	Data Valid	
NDAC	Not Data Accepted	Data
NRFD	Not Ready for Data	Transfer

## SN75161B logic symbol<sup>†</sup>




- <sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs
- Designates passive-pullup outputs

## **SN75161B logic diagram (positive logic)**




## SN75162B logic symbol<sup>†</sup>




- †This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

## SN75162B logic diagram (positive logic)



Pin numbers shown are for the N package.

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	
Low-level driver output current, IOI	
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.



# SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW (20 pin)	1125 mW	9.0 mW/°C	720 mW
DW (24 pin)	1350 mW	10.8 mW/°C	864 mW
N (20 pin)	1150 mW	9.2 mW/°C	736 mW
N (22 pin)	1700 mW	13.6 mW/°C	1088 mW

## recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>			2			V
Low-level input voltage, V <sub>IL</sub>			0.8 -5.2			V
High level output ourrent I	Bus ports with 3-state outputs			-5.2	mA	
High-level output current, I <sub>OH</sub>	Terminal ports			75 5 5.25 2 0.8	μΑ	
Low lovel output output	Bus ports		2 0.8 -5.2 -800 48 16	mA		
Low-level output current, IOL	Terminal ports					
Operating free-air temperature, T <sub>A</sub> 0 7				70	°C	

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		$I_{ } = -18 \text{ mA}$			-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> )	Bus	See Figure 7		0.4	0.65		V
Vt	High-level output voltage	Terminal	ΙΟΗ = -800 μΑ		2.7	3.5		V
VOH <sup>‡</sup>	r ligh-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		٧
VOL	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$			0.3	0.5	V
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA}$			0.35	0.5	V
IĮ	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V		0.2	100	μΑ	
lн	High-level input current	Terminal and	V <sub>I</sub> = 2.7 V			0.1	20	μΑ
I <sub>Ι</sub> L	Low-level input current	control inputs	V <sub>I</sub> = 0.5 V		-10	-100	μΑ	
V.,- "	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7 V	V
VI/O(bus)	voltage at bus port		Driver disabled	$I_{I(bus)} = -12 \text{ mA}$			-1.5	٧
		Power on	Driver disabled	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V			2.5	mA
I <sub>I/O(bus)</sub>	Current into bus port	l ower on	Diiver disabled				-3.2	1117 (
				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5	
		Power off	$V_{CC} = 0$ ,	$V_{I(bus)} = 0 V to 2.5 V$			-40	μΑ
loc	Short-circuit output current	Terminal			-15	-35	-75	mA
los	Onort chourt output current	Bus			-25	-50	-125	111/4
Icc	Supply current		No load,	TE, DE, and SC low			110	mA
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to 0},$ $V_{I/O} = 0 \text{ to 2 V},$	f = 1 MHz		16		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ V<sub>OH</sub> applies for 3-state outputs only.


# SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Terminal	Dus	See Figure 1		14	20	115
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Terminal	Bus (SRQ, NDAC, NRFD)	C <sub>L</sub> = 30 pF, See Figure 1		29	35	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Bus	Terminal	crminal C <sub>L</sub> = 30 pF,		10	20	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	Dus	Terminal	See Figure 2		15	22	113
<sup>t</sup> PZH	Output enable time to high level		Bus (ATN,				60	
<sup>t</sup> PHZ	Output disable time from high level	TE,DC,	EOI, REN,	See Figure 3			45	ns
tPZL	Output enable time to low level	or SC	IFC, and	See Figure 3			60	115
tPLZ	Output disable time from low level	]	DAV)				55	
<sup>t</sup> PZH	Output enable time to high level						55	
tPHZ	Output disable time from high level	TE,DC,	Townsiand	Coo Firme 4			50	
tpzL	Output enable time to low level	or SC	Terminal	See Figure 4			45	ns
tPLZ	Output disable time from low level						55	


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 or  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 or  $t_{\Gamma}$ 

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 or  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 or  $t_{\Gamma}$ 

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ms,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$ 

Figure 3. Bus Enable and Disable Times Load Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The Input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_O =$  50  $\Omega$ .

Figure 4. Terminal Enable and Disable Times Load Circuit and Voltage Waveforms

#### **TYPICAL CHARACTERISTICS**







Figure 6


# TERMINAL I/O PORTS OUTPUT VOLTAGE vs






**GPIB I/O PORTS** 


#### TYPICAL CHARACTERISTICS






IOL - Low-Level Output Current - mA

Figure 9





www.ti.com

29-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75161BDW	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BDW.A	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BDWG4	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BDWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BDWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BDWRG4	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75161B
SN75161BN	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75161BN
SN75161BN.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75161BN
SN75161BNE4	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75161BN
SN75162BDW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B
SN75162BDW.A	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B
SN75162BDWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B
SN75162BDWR.A	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75162B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 29-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75161BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75162BDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75161BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75162BDWR	SOIC	DW	24	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75161BDW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75161BDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75161BDW.A	DW	SOIC	20	25	507	12.83	5080	6.6
SN75161BDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75161BDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75161BDWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN75161BN	N	PDIP	20	20	506	13.97	11230	4.32
SN75161BN.A	N	PDIP	20	20	506	13.97	11230	4.32
SN75161BNE4	N	PDIP	20	20	506	13.97	11230	4.32
SN75162BDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN75162BDW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated