



Day 3 - Sky130 Day 3 - Design library cell using Magic Layout and ngspice characterization [24 April – 7 May, 2024]


This session gives the fundamental concept of CMOS inverter in ngspice simulations. SPICE based CMOS inverter is proposed with the details of component connectivity, values, Identifying nodes and naming the nodes.




A typical spice model for CMOS inventor is given below with $W=0.375$ micron and $L=0.25$ micron and trargets to TSMC lib file.




The below diagram show two differen Width and Length dimesions and its corresponding Vm values.



Static behaviour of CMOS inverter is shown with its various W_p/L_p and W_n/L_n



A 16-mask CMOS Process have the following stages. They are selecting a substrate, creating active region, N-well and P-well formulation, gate formulation, Lightly doped drain (LDD), Source and drain formulation, Interconnects, and metal formulation.



LAB:

This session contains 6 steps known as,

- From github (vsdstdcelldesign), clone the custom inverter standard cell
 - Using magic tool, custom the inverter layout
 - Extract inverter – spice model
 - Edit the spice model for simulation purpose
 - Using ngspice simulation – post layout module
 - Fix the problem occurred in old magic DRC files
- `cd Desktop/work/tools/openlane_working_dir/openlane`
 - `git clone https://github.com/nickson-jose/vsdstdcelldesign`
 - `cd vsdstdcelldesign`


```

vdsuser@vdsquadron: ~/Desktop/work/tools/openlane_working_dir/openlane$ wget http://opencircuitdesign.com/open_pdk/archive/drc_tests.tgz
--2024-05-05 12:55:21-- http://opencircuitdesign.com/open_pdk/archive/drc_tests.tgz
Resolving opencircuitdesign.com (opencircuitdesign.com)... 69.251.37.208
Connecting to opencircuitdesign.com (opencircuitdesign.com)[69.251.37.208]:80...
connected.
HTTP request sent, awaiting response... 200 OK
Length: 41651 (41K) [application/x-gzip]
Saving to: 'drc_tests.tgz'

drc_tests.tgz  100%[=====] 40.67K  133KB/s  in 0.3s

2024-05-05 12:55:22 (133 KB/s) - 'drc_tests.tgz' saved [41651/41651]

vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ tar xzf drc_tests.tgz
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ cd drc_tests
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/drc_tests$

```

- cd drc_tests
- ls -al
- gvim --magicrc
- magic -d XR &
- Due to incorrect poly.9 rule – update sky130A.tech file

```

# NOTE: uhrpoly resistor requires discrete widths 0.35, 0.49, ... up to 1.27.
width uhrpoly 350 "uhrpoly resistor width <= 8d (P+ poly.9a)"
width uhrpoly 350 "uhrpoly resistor width <= 8d (P+ poly.9a)"
spacing uhrpoly,uhrpoly,nc alldiff 400 touching,illegal \
    "uhrpoly,uhrpoly resistor spacing to diffusion <= 8d (poly.9)"
spacing uhrpoly,uhrpoly,nc allpolymeres 400 touching,illegal \
    "uhrpoly,uhrpoly resistor spacing to allpolymeres <= 8d (poly.9)"
spacing mrg1,uhrpoly,uhrpoly,nc allfets 400 touching,illegal \
    "Poly resistor spacing to poly <= 8d (poly.9)"
spacing uhrpoly,uhrpoly,nc "poly 400 touching,illegal \
    "Poly resistor spacing to poly <= 8d (poly.9)"
spacing mrg1 "poly 400 touching,ok \
    "Poly resistor spacing to poly <= 8d (poly.9)"
spacing mrg1,uhrpoly,uhrpoly,nc alldiff 400 touching,illegal \
    "Poly resistor spacing to diffusion <= 8d (poly.9)"
spacing mrg1 "poly 400 touching,ok \
    "Poly resistor spacing to diffusion <= 8d (poly.9)"
.....
-FW-FW variants (full)
-FW-FW ctfaxwidth bbox_rlistng 0 bend,illegal \
-FW-FW
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/drc_tests$ gvim --magicrc
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/drc_tests$ magic -d XR
Scaled tech values by 2 / 1 to match internal grid scaling
DRC check
Loading DRC CIF style.
DRC why
No errors found

```

- In magic tkcon window, tech load sky130A.tech
drc check
drc why
- Due to incorrect difftap.2 – update sky130A.tech file
- In magic tkcon window, tech load sky130A.tech
drc check
drc why
- Due to incorrect nwell.4 – update sky130A.tech
- In magic tkcon window,

```
tech load sky130A.tech
drc style drc (full)
drc check
drc why
```

