
NASSCON – VSD SoC Design Program [24 April – 7 May, 2024] is a two weeks hands on workshop which helps to understand RTL2GDSII flow and SoC design flow.


Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

Day 1.1 - SKY130_D1_SK1 - How to talk to computers

In general the entire electronic gadget contains microprocessor or microcontroller as a CPU in the mother board PCB. The following Arduino board contains microcontroller ATmega328P chip as highlighted in the figure. This microcontroller is packaged with QFN-48 with surface mount.




The following diagram shows the dimension of QFN-48 package with 7 mm \times 7 mm.




To understand the concept of Die, Pads and Core design is provided in the following diagram.

Die – In the Integrated Circuits (IC), the overall functional circuit or core is fabricated in a small dimension.


Pads – The core function need to connect with external world in terms of providing the input and getting the output.



Further, the package contains two major modules named as Macros and Foundry IPs. Macros are known as pre-defined circuits with proper verification and in Foundry IPs is design for the required design from the customer for specific applications.




One of the popular Open Standard - Instruction Set Architecture (ISA) is known as RISC-V architecture which comes with free royalty licences. The following figures shows how a C-program (RISC-V architecture) helps to implement Picorv32 CPU core and finally with hardware layout.



The elaborated flow was given below by highlighting from initial application software stage to hardware layout with various conversion stages. In the system software, the C / C++ code was compiled and generated assembly code, then with help of assembler, the final binary code was generated and given as a input to hardware design layout.


In summary, initial process starts with ISA, then RTL Synthesis (CPU- Picorv32) and finally Physical design (layout).



DAY 1.1 - SKY130_D1_SK2 - SoC design and OpenLANE

SKY_L1 - Introduction to all components of open-source digital ASIC design

OpenILANE is a popular environment, which integrates various EDA tools to support from RTL to GDSII form. This arrangement integrates three major domains known as EDA Tools (Qflow, OpenROAD), PDK Data (Skywater130nm) and RTL Design (Github.com) to achieve efficient ASIC flow.



SKY_L2 - Simplified RTL2GDS flow

RTL2GDSII flow has lot of technical stages known as Synthesis, Floor Planning, Placement, Clock Tree Synthesis, Routing and Final Sign off.

Synthesis – It is the process of converting RTL code (Verilog / VHDL) into required Standard Cell Libraries (SCL) and it is known as Netlist of the design.


Floor Planning – Next stage of synthesis is known as floor planning, which allocates different design block and connect with proper pads. Macro floor planning and power planning are considered as very important processing of floor plane.

Placement – This process helps for better placement of the cells on the proper floor plan and aligned with the availability design space. This process is considered for global and detailed placement.


Clock Tree Synthesis – It helps to deliver the master clock to all the required sequential blocks like flip flops in terms of Tree structure.

Routing – This process is used to interconnect the design with various metal layers as per the requirement and availability.

Sign Off – This stage contains Physical verification (DRC and LVS) and Timing verification (STA)



OpenLANE ASIC flow is contains various stages of design process. They are Synthesis Exploration, Regression Testing, Design for Test (DFT), Physical implementation, Logic Equivalence Check (LEC), Dealing with antenna rules violations, Static timing analysis (STA), and Physical verification DRC & LVS,



Day 1.1 - SKY130_D1_SK3 - Get familiar to open-source EDA tools

The following commends are used to access OpenLANE environment.

- cd Desktop/work/tools/openlane_working_dir/openlane
- ➤ docker
- ➤ bash-4.2\$./flow.tcl –interactive



- package require openlane
- **>** 0.9
- ➤ prep —design picorv32a

run_synthesis

```
Annies Dimensia*

Tile Edit Yeer Sanch Temmul Help
puts "[[INFO]]: Setting output delay to: Soutput delay-value"
[[INFO]: Setting output delay to: 4,9669009009001
puts "[[INFO]: Setting input delay to: Sinput delay-yalue"
[[INFO]: Setting input delay to: 4,9669009009001
puts "[[INFO]: Setting input delay to: Sinput delay-yalue"
[[INFO]: Setting input delay to: 4,9669009009001
set_nax_fanout S::env(SYNIH,MAX_FANOUT) [current_design)
set_nax_fanout S::env(SYNIH,MAX_FANOUT)
set_nax_fanout S::env(SYNIH,MAX_FANOUT)
set_nax_fanout S::env(SYNIH,MAX_FANOUT)
set_nax_
```

> From the synthesis report, observe the number of cells and DFF counts and calculate flop rate and percentage of FF's

$$Flop\ Ratio = \frac{1613}{14876} = 0.108429685$$

 $Percentage\ of\ DFF's = 0.108429685*100 = 10.84296854\ \%$