## Section 4 - Pre-layout timing analysis and importance of good clock tree [24 April – 7 May, 2024]


The last process in the session 4 is given below.

- cd Desktop/work/tools/openlane\_working\_dir/openlane
- > sta pre\_sta.conf (To invoke OpenSTA tool with script)



It is necessary to create new pre\_sta.conf for STA analysis in openlane directory. The following commends used to run STA.

- cd Desktop/work/tools/openlane\_working\_dir/openlane
- > sta pre\_sta.conf



This following commends used to run the synthesis using new lef file. Use the basic commends also.

- prep -design picorv32a -tag 25-03\_18-52 —overwrite
- > set lefs [glob\$::env(DESIGN\_DIR)/src/\*.lef]
- add\_lefs -src \$lefs
- > set ::env(SYNTH\_SIZING) 1
- set ::env(SYNTH\_MAX\_FANOUT) 4
- echo \$::env(SYNTH\_DRIVING\_CELL)
- run\_synthesis

```
Activities | Terminal | Twenther | Treatment | The Street | Treatment | Treatm
```

The following commends are used to run new STA files.

- Cd Desktop/work/tools/openlane\_working\_dir/openlane
- > sta pre\_sta.conf


```
| The first | Definition | Defi
```

❖ Make timing ECO fixes to remove all violations

Use the following commends to optimize timing value. It will few iteration process for better fit of timing value.

- report\_net -connections \_11672\_
- ▶ help replace\_cell
- replace\_cell \_14510\_ sky130\_fd\_sc\_hd\_\_or3\_4
- report\_checks -fields {net cap slew input\_pins} -digits 4

- report\_net -connections \_11675\_
- replace\_cell \_14514\_ sky130\_fd\_sc\_hd\_\_or3\_4
- report\_checks -fields {net cap slew input\_pins} -digits 4



```
| The Initial Parameter | The
```


- report\_net -connections \_11643\_
- replace\_cell \_14481\_ sky130\_fd\_sc\_hd\_\_or4\_4
- report\_checks -fields {net cap slew input\_pins} -digits 4

```
| The FTG2 | The Foundation | The FTG2 | The
```

- report\_net -connections \_11668\_
- replace\_cell \_14506\_ sky130\_fd\_sc\_hd\_\_or4\_4
- report\_checks -fields {net cap slew input\_pins} -digits 4

```
| The Little | The Internal | The Little | T
```

report\_checks -from \_29043\_ -to \_30440\_ -through \_14506\_




- ❖ New netlist generated after timing ECO
- Cd Desktop/work/tools/openlane\_working\_dir/openlane/designs/picorv32a/runs/09 -05\_16\_40/results/synthesis/
- cp picorv32a.synthesis.v picorv32a.synthesis\_old.v

## Session 5 - Final steps for RTL2GDS using TritonRoute and openSTA [24 April – 7 May, 2024]

This last session is mainly focusing on RTL to GDSII file with proper triton route and OpenSTA approach. This session starts with Routing and Design Rule Check (DRC) by using Maze routing – Lee's algorithm.

The following image shows the concept of Lee algorithm, which is used in the maze routing and follow by the DRC approach.



The following commends helps for CTS using TritonRoute and openSTA

Replace the new file with old .v file using write\_verilog

- run\_floorplan
- > run\_placement
- > run\_cts
- read\_lef /openLANE\_flow/designs/picorv32a/runs/04-05\_21-50/tmp/merged.lef
- read\_def /openLANE\_flow/designs/picorv32a/runs/04-05\_21-50/results/cts/picorv32a.cts.def
- write\_db pico\_cts.db
- read\_db pico\_cts.db
- read\_verilog/openLANE\_flow/designs/picorv32a/runs/04-05\_21-50/results/synthesis/picorv32a.synthesis\_cts.v
- read\_liberty \$::env(LIB\_SYNTH\_COMPLETE)

- read\_sdc /openLANE\_flow/designs/picorv32a/src/my\_base.sdc
- set\_propagated\_clock [all\_clocks]
- report\_checks -path\_delay min\_max -format full\_clock\_expanded -digits 4
- set ::env(CTS\_CLK\_BUFFER\_LIST) [lreplace \$::env(CTS\_CLK\_BUFFER\_LIST) 0 0]
- > echo \$::env(CTS\_CLK\_BUFFER\_LIST)
- echo \$::env(CURRENT\_DEF)
- run\_cts

After the above stages, it is necessary to generate power distributed network using gen\_pdn and also use routing with run\_routing. The final results will be notified in magic tool — layout design.