
Section 4 - Pre-layout timing analysis and importance of good clock tree [24 April – 7 May, 2024]

After the 3rd session, this 4th session contains pre-layout timing analysis with the following steps.


- Including error in the DRC file and verifying it in the present flow
- Save the final layout
- Generate the required lef file from above layout
- Copy lef file and lib file to picorv32a's src directory
- Modify the config.tcl file and add the additional lef information
- Do synthesis in the openlane flow for custom inverter design cell
- If warning /error comes, modify the parameter
- Run floorplan and placement to verify the cell
- Use OpenSTA tool for post synthesis and replace old netlist
- Do Post-CTS based timing analysis and remove few parameters for final design flow

Initial flow contains with custom design cell, which should support its output ports lies on vertical (width-odd multiples) and horizontal (height-even multiples) tracks

- ❖ Including error in the DRC file and verifying Use vsdstdcelldesign folder
- cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign
- magic -T sky130A.tech sky130_inv.mag &



- ➤ help grid
- > grid 0.46um 0.34um 0.23um 0.17um
- **Save the final layout**
- save sky130_vsdinv.mag
- magic -T sky130A.tech sky130_vsdinv.mag &



Generate the required lef file


➤ lef write

Copy lef file and lib file to picorv32a's src directory

- cp sky130_vsdinv.lef ~/Desktop/work/tools/openlane_working_dir/openlane/designs/ picorv32a/src/
- cp libs/sky130_fd_sc_hd__* ~ /Desktop/work/tools/openlane_working_dir/ openlane/ designs/ picorv32a/src/
- **❖** Modify the config.tcl file and add the additional lef information

It is necessary to modify confit.tcl file with the following parameters

```
set ::env(LIB_SYNTH) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"
set ::env(LIB_FASTEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib"
set ::env(LIB_SLOWEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib"
set ::env(LIB_TYPICAL) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"
set ::env(EXTRA_LEFS) [glob $::env(OPENLANE_ROOT)/designs/$::env(DESIGN_NAME)/src/*.lef]
```



- ❖ Do synthesis in the openlane flow for custome inverter design cell
- cd ~/Desktop/work/tools/openlane_working_dir/openlane
- docker
- ➤ bash-4.25 ./flow.tcl –interactive
- ➤ Package require openlane 0.9
- > prep -design picorv32a
- set lefs [glob\$::env(DESIGN_DIR)/src/*.lef]
- add_lefs -src \$lefs
- run_synthesis

```
Mon 153.4


Mon 153.4
```


- **❖** Modify the parameter occurrence of warning /error
- > prep -design picorv32a -tag 24-03_10-03 -overwrite
- > set lefs [glob \$::env(DESIGN_DIR)/src/*.lef]
- add_lefs -src \$lefs
- echo \$::env(SYNTH_STRATEGY)
- ➤ set ::env(SYNTH_STRATEGY) "DELAY 3"
- echo \$::env(SYNTH_BUFFERING)
- echo \$::env(SYNTH_SIZING)
- > set ::env(SYNTH_SIZING) 1
- echo \$::env(SYNTH_DRIVING_CELL)
- run_synthesis

```
Man Seria*

Recognition

Recogn
```





- Run floorplan and placement to verify the cell in the PnR
- run_floorplan
- Follwing commands are alltogather sourced in "run_floorplan" command init_floorplan place_io tap_decap_or

```
Adviser Stational Translation | Mon 1839 |

The Set Your Station Station | Mon 1839 |

Present Components of this program may be licensed under more restrictive licenses which must be honored.

Components of this program may be licensed under more restrictive licenses which must be honored.

Notice 0: Reading LEF file: /openLANE_flow/designs/picorv32a/runs/30-04_17-20/tmp/merged_unpadded.lef
Notice 0: Created 13 technology layers

Notice 0: Created 25 technology vias
Notice 0: Created 422 tibrary cells

Notice 0: Finished LEF file: /openLANE_flow/designs/picorv32a/runs/30-04_17-20/tmp/merged_unpadded.lef
Notice 0: Created 442 library cells

Notice 0: Created 165 components and 127580 component-terminals.

Notice 0: Created 1766 components and 127580 component-terminals.

Notice 0: Created 1766 nets and 59388 connections.

Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/30-04_17-20/tmp/floorplan/9-ioPlacer.def
Step 1: Cut rows...

[INFO TAP-0001] Macro blocks found: 0

[INFO TAP-0003] #Cut rows: 0

Step 2: Insert endcaps...

[INFO TAP-0003] #Cut rows: 0

Step 3: Insert tapeclls...


[INFO TAP-0003] #Tapeclls inserted: 3938

[INFO TAP-0003] #Tapeclls inserted: 3938


[INFO TAP-0004] #Endcaps inserted: 3938

[INFO TAP-0005] #Tapeclls inserted: 3938
```

run_placement



- cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/24-03_10-03/results/placement/
- ➤ magic -T /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a. placement.def &
- expand



❖ Use OpenSTA tool for post synthesis

- cd Desktop/work/tools/openlane_working_dir/openlane
- ➤ docker
- ./flow.tcl –interactive
- > package require openlane 0.9
- > prep -design picorv32a
- > set lefs [glob \$::env(DESIGN_DIR)/src/*.lef]
- add_lefs -src \$lefs
- > set ::env(SYNTH_SIZING) 1
- run_synthesis

```
Activities Tremment*

Vidusergovidequadrom: *Jovenkrop/work/hook/pipenlane*

Vidusergovidequadrom: *Jovenkrop/work/hook/pipenlane*

Vidusergovidequadrom: *Jovenkrop/work/hook/pipenlane*

Vidusergovidequadrom: *Jovenkrop/work/tools/openlane*working_dir/pdks/sky130A/llbs.ref/sky130_fd_sc_hd.tie*

[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane*working_dir/pdks/sky130A/llbs.ref/sky130_fd_sc_hd.tie*

[INFO]: The available metal layers are ill net1 met2 met3 met4 met5

[INFO]: The available metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5


[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1 met2 met3 met4 met5

[INFO]: Regrallable metal layers are ill net1
```



- cd Desktop/work/tools/openlane_working_dir/openlane
- > sta pre_sta.conf (To invoke OpenSTA tool with script)

