
## Section 4 - Pre-layout timing analysis and importance of good clock tree Session 5 - Final steps for RTL2GDS using tritonRoute and openSTA [24 April – 7 May, 2024]

After the 3<sup>rd</sup> session, this 4<sup>th</sup> session contains pre-layout timing analysis with the following steps.


- Including error in the DRC file and verifying it in the present flow
- Save the final layout
- Generate the required lef file from above layout
- Copy lef file and lib file to picorv32a's src directory
- Modify the config.tcl file and add the additional lef information
- Do synthesis in the openlane flow for custom inverter design cell
- If warning /error comes, modify the parameter
- Run floorplan and placement to verify the cell
- Use OpenSTA tool for post synthesis and replace old netlist
- Do Post-CTS based timing analysis and remove few parameters for final design flow

Initial flow contains with custom design cell, which should support its output ports lies on vertical (width-odd multiples) and horizontal (height-even multiples) tracks


- ❖ Including error in the DRC file and verifying Use vsdstdcelldesign folder
- > cd Desktop/work/tools/openlane\_working\_dir/openlane/vsdstdcelldesign
- magic -T sky130A.tech sky130\_inv.mag &



- ➤ help grid
- > grid 0.46um 0.34um 0.23um 0.17um
- **Save the final layout**
- > save sky130\_vsdinv.mag
- magic -T sky130A.tech sky130\_vsdinv.mag &




- Generate the required lef file
- > lef write



- **❖** Copy lef file and lib file to picorv32a's src directory
- cp sky130\_vsdinv.lef ~/Desktop/work/tools/openlane\_working\_dir/openlane/designs/picorv32a/src/
- cp libs/sky130\_fd\_sc\_hd\_\_\* ~ /Desktop/work/tools/openlane\_working\_dir/ openlane/ designs/ picorv32a/src/
- **❖** Modify the config.tcl file and add the additional lef information

It is necessary to modify confit.tcl file with the following parameters

```
set ::env(LIB_SYNTH) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"
set ::env(LIB_FASTEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib"
set ::env(LIB_SLOWEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib"
set ::env(LIB_TYPICAL) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"
set ::env(EXTRA_LEFS) [glob $::env(OPENLANE_ROOT)/designs/$::env(DESIGN_NAME)/src/*.lef]
```



- ❖ Do synthesis in the openlane flow for custome inverter design cell
- cd ~/Desktop/work/tools/openlane\_working\_dir/openlane
- docker
- ➤ bash-4.25 ./flow.tcl –interactive
- ➤ Package require openlane 0.9
- > prep -design picorv32a
- > set lefs [glob\$::env(DESIGN\_DIR)/src/\*.lef]
- add\_lefs -src \$lefs
- > run\_synthesis

```
| Terment | Term
```

```
Mone: 153*

Note: Use: Seeth Temmod | Help.


***In LOG View Seeth Temmod | Help.


***
```

```
| Man 1538 |
| File Foot View Search Thermold Help. |
| File Foot Thermo
```

## **❖** Modify the parameter – occurrence of warning /error


- > prep -design picorv32a -tag 24-03\_10-03 -overwrite
- > set lefs [glob \$::env(DESIGN\_DIR)/src/\*.lef]
- add\_lefs -src \$lefs
- echo \$::env(SYNTH\_STRATEGY)
- set ::env(SYNTH\_STRATEGY) "DELAY 3"
- echo \$::env(SYNTH\_BUFFERING)
- echo \$::env(SYNTH\_SIZING)
- > set ::env(SYNTH\_SIZING) 1
- echo \$::env(SYNTH\_DRIVING\_CELL)
- run\_synthesis






- \* Run floorplan and placement to verify the cell in the PnR
- run\_floorplan
- Follwing commands are alltogather sourced in "run\_floorplan" command init\_floorplan place\_io tap\_decap\_or

run\_placement



- cd Desktop/work/tools/openlane\_working\_dir/openlane/designs/picorv32a/runs/24-03\_10-03/results/placement/
- ➤ magic -T /home/vsduser/Desktop/work/tools/openlane\_working\_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a. placement.def &
- expand



## **❖** Use OpenSTA tool for post synthesis

- cd Desktop/work/tools/openlane\_working\_dir/openlane
- ➤ docker
- ./flow.tcl –interactive
- > package require openlane 0.9
- > prep -design picorv32a
- > set lefs [glob \$::env(DESIGN\_DIR)/src/\*.lef]
- add\_lefs -src \$lefs
- > set ::env(SYNTH\_SIZING) 1
- run\_synthesis

```
Activities Intermination

Tile Look View Search Terminat Help

Tile Look Terminate Help

Tile Look View Search Terminate Help


Tile Look View Search Terminate Help

Tile Look View Search Terminate Help

Tile Look Terminate Help

Tile Look View Search Terminate Help

Tile Look Terminate H
```



- cd Desktop/work/tools/openlane\_working\_dir/openlane
- > sta pre\_sta.conf (To invoke OpenSTA tool with script)

