


NASSCON – VSD SoC Design Program [24 April – 7 May, 2024] is a two weeks hands on workshop which helps to understand RTL2GDSII flow and SoC design flow.


Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

Day 1.1 - SKY130_D1_SK1 - How to talk to computers

In general the entire electronic gadget contains microprocessor or microcontroller as a CPU in the mother board PCB. The following Arduino board contains microcontroller ATmega328P chip as highlighted in the figure. This microcontroller is packaged with QFN-48 with surface mount.



The following diagram shows the dimension of QFN-48 package with 7 mm × 7 mm.



To understand the concept of Die, Pads and Core design is provided in the following diagram.

Die – In the Integrated Circuits (IC), the overall functional circuit or core is fabricated in a small dimension.


[illegible]

The diagram illustrates a RISC-V SoC with various internal components and external interfaces. The central blue area is labeled 'RISC-V SoC'. To its left is a 'gpio bank' (purple) and below it is a 'uart' (orange). To the right is 'SRAM' (yellow). Above the SoC are 'uart' (orange) and 'gpio' (grey) blocks. The SoC is surrounded by a 'Foundry IP's' block (blue). The top interface includes 'gpio3' through 'gpio10' on the left, 'gpio3' through 'gpio10' on the right, and 'vdd3v3', 'vdd1v8', 'vss', 'comp_inn', 'comp_inp', 'irq', 'ser_tx', 'ser_rx', 'vdd3v3' on the right. The bottom interface includes 'gpio3' through 'gpio10' on the left, 'gpio3' through 'gpio10' on the right, and 'vdd3v3', 'vdd1v8', 'vss', 'comp_inn', 'comp_inp', 'irq', 'ser_tx', 'ser_rx', 'vdd3v3' on the right. The SoC is connected to the Foundry IP's via a bus system.

[illegible]

The elaborated flow was given below by highlighting from initial application software stage to hardware layout with various conversion stages. In the system software, the C / C++ code was compiled and generated assembly code, then with help of assembler, the final binary code was generated and given as a input to hardware design layout.


In summary, initial process starts with ISA, then RTL Synthesis (CPU- Picorv32) and finally Physical design (layout).



DAY 1.1 - SKY130_D1_SK2 - SoC design and OpenLANE

SKY_L1 - Introduction to all components of open-source digital ASIC design

OpenLANE is a popular environment, which integrates various EDA tools to support from RTL to GDSII form. This arrangement integrates three major domains known as EDA Tools (Qflow, OpenROAD), PDK Data (Skywater130nm) and RTL Design (Github.com) to achieve efficient ASIC flow.



SKY_L2 - Simplified RTL2GDS flow

RTL2GDSII flow has lot of technical stages known as Synthesis, Floor Planning, Placement, Clock Tree Synthesis, Routing and Final Sign off.

Synthesis – It is the process of converting RTL code (Verilog / VHDL) into required Standard Cell Libraries (SCL) and it is known as Netlist of the design.


Floor Planning – Next stage of synthesis is known as floor planning, which allocates different design block and connect with proper pads. Macro floor planning and power planning are considered as very important processing of floor plane.

Placement – This process helps for better placement of the cells on the proper floor plan and aligned with the availability design space. This process is considered for global and detailed placement.


Clock Tree Synthesis – It helps to deliver the master clock to all the required sequential blocks like flip flops in terms of Tree structure.

Routing – This process is used to interconnect the design with various metal layers as per the requirement and availability.

Sign Off – This stage contains Physical verification (DRC and LVS) and Timing verification (STA)



OpenLANE ASIC flow is contains various stages of design process. They are Synthesis Exploration, Regression Testing, Design for Test (DFT), Physical implementation, Logic Equivalence Check (LEC), Dealing with antenna rules violations, Static timing analysis (STA), and Physical verification DRC & LVS,



Day 1.1 - SKY130_D1_SK3 - Get familiar to open-source EDA tools

The following commands are used to access OpenLANE environment.

- `cd Desktop/work/tools/openlane_working_dir/openlane`
- `docker`
- `bash-4.2$./flow.tcl -interactive`

```


vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ cd Desktop/work/tools
vdsuser@vdsquadron:~/Desktop/work/tools$ ls
vdsflow
vdsuser@vdsquadron:~/Desktop/work/tools$ cd openlane_working_dir/
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir$ cd openlane
vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ docker
bash-4.2$ ./flow.tcl -interactive
[INFO]
[INFO]: Version: v0.21
[INFO]: Running interactively
  
```

- `package require openlane`
- `0.9`
- `prep -design picorv32a`

```

vdsuser@vdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ % prep -design picorv32a
[INFO]: Using design configuration at /openlane_flow/designs/picorv32a/config.tcl
[INFO]: Sourcing Configurations from /openlane_flow/designs/picorv32a/config.tcl
[INFO]: PDKs root directory: /home/vdsuser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vdsuser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openlane_flow/designs/picorv32a/config.tcl
[INFO]: Current run directory is /openlane_flow/designs/picorv32a/runs/30-04-11-23
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vdsuser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are l11 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
mergeLef.py: Merging LEFs
sky130_fd_sc_hd.lef: SITES matched found: 0
sky130_fd_sc_hd.lef: MACROS matched found: 437
sky130_ef_sc_hd_fill12.lef: SITES matched found: 0
sky130_ef_sc_hd_fill12.lef: MACROS matched found: 1
sky130_ef_sc_hd_decap12.lef: SITES matched found: 0
sky130_ef_sc_hd_decap12.lef: MACROS matched found: 1
sky130_ef_sc_hd_fakediode2.lef: SITES matched found: 0
sky130_ef_sc_hd_fakediode2.lef: MACROS matched found: 1
  
```

- `run_synthesis`



```
File Edit View Search Terminal Help
vsduser@vsdiquadron: ~/Desktop/work/loop/openlane_working_dir/openlane
puts "[INFO]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.9460000000000001
puts "[INFO]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.9460000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set_clk_idx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set_rst_idx [lsearch [all_inputs] [get_port reset]]
set_all_inputs_wo_clk [replace [all_inputs] $clk_idx $clk_idx]
#set_all_inputs_wo_clk_rst [replace $all_inputs_wo_clk $rst_idx $rst_idx]
set_all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] (resetn)
set_output_delay $output_delay_value -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# 1000 set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set_cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "[INFO]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load $cap_load [all_outputs]
tns -759.46
wns -24.89
[INFO]: synthesis was successful
```

- From the synthesis report, observe the number of cells and DFF counts and calculate flop rate and percentage of FF's

$$Flop\ Ratio = \frac{1613}{14876} = 0.108429685$$

$$Percentage\ of\ DFF's = 0.108429685 * 100 = 10.84296854 \%$$