```
;**** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT **************
:**** Created: 2007-02-28 07:32 ****** Source: ATtiny2313.xml ********
* APPLICATION
                         NOTE FOR
                                           THE
                                                  AVR FAMILY
;*
* Number
                  : AVR000
                    : "tn2313def.inc"
;* File Name
:* Title
                    : Register/Bit Definitions for the ATtiny2313
;* Date
                    : 2007-02-28
;* Version
                   : 2.24
;* Support E-mail : avr@atmel.com
;* Target MCU : ATtiny2313
;*
;* DESCRIPTION
;* When including this file in the assembly program file, all I/O register
:* names and I/O register bit names appearing in the data book can be used.
;* In addition, the six registers forming the three data pointers X, Y and
:* Z have been assigned names XL - ZH. Highest RAM address for Internal
;* SRAM is also defined
;*
;* The Register names are represented by their hexadecimal address.
;*
;* The Register Bit names are represented by their bit number (0-7).
;*
;* Please observe the difference in using the bit names with instructions
;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
* (skip if bit in register set/cleared). The following example illustrates
:* this:
;*
     r16,PORTB
;* in
                             ;read PORTB latch
;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
      PORTB,r16
;* out
                             ;output to PORTB
;*
;* in r16,TIFR
                            ;read the Timer Interrupt Flag Register
;* sbrc r16,TOV0
                            ;test the overflow flag (use bit#)
;* rjmp TOV0_is_set
                             :iump if set
```

```
;otherwise do something else
#ifndef TN2313DEF INC
#define _TN2313DEF_INC_
#pragma partinc 0
.device ATtiny2313
#pragma AVRPART ADMIN PART NAME ATtiny2313
.equ SIGNATURE 000 = 0x1e
.equ SIGNATURE_001 = 0x91
.equ SIGNATURE 002 = 0x0a
#pragma AVRPART CORE CORE_VERSION V2
#pragma AVRPART CORE NEW INSTRUCTIONS lpm rd,z+
: **** I/O REGISTER DEFINITIONS *****************************
; NOTE:
; Definitions marked "MEMORY MAPPED" are extended I/O ports
; and cannot be used with IN/OUT instructions
     SREG = 0x3f
.equ
.equ
     SPL = 0x3d
     OCROB = 0x3c
.egu
.equ
     GIMSK = 0x3b
     EIFR = 0x3a
.equ
     TIMSK = 0x39
.equ
     TIFR = 0x38
.equ
     SPMCSR = 0x37
.equ
     OCR0A = 0x36
.equ
     MCUCR = 0x35
.equ
     MCUSR = 0x34
.equ
.eau
     TCCR0B = 0x33
```

```
TCNT0 = 0x32
.equ
      OSCCAL = 0x31
.equ
      TCCR0A = 0x30
.equ
      TCCR1A = 0x2f
.equ
      TCCR1B = 0x2e
.equ
      TCNT1L = 0x2c
.equ
      TCNT1H = 0x2d
.equ
.equ
      OCR1AL = 0x2a
      OCR1AH = 0x2b
.equ
      OCR1BL = 0x28
.equ
      OCR1BH = 0x29
.equ
      CLKPR = 0x26
.equ
      ICR1L = 0x24
.equ
      ICR1H = 0x25
.equ
.equ
      GTCCR = 0x23
      TCCR1C = 0x22
.equ
      WDTCR = 0x21
.equ
      PCMSK = 0x20
.equ
      EEAR
              = 0x1e
.equ
      EEDR
              = 0x1d
.equ
              = 0x1c
      EECR
.equ
.equ
      PORTA
             = 0x1b
```

DDRA

PINA

**DDRB** 

PINB

DDRD

PIND

PORTB

.equ

= 0x1a

= 0x19

= 0x18

= 0x17

= 0x16

= 0x11

= 0x10

GPIOR2 = 0x15

GPIOR1 = 0x14

GPIOR0 = 0x13

PORTD = 0x12

USIDR = 0x0f

USISR = 0x0e

USICR = 0x0d

```
UDR
            = 0x0c
.equ
      UCSRA = 0x0b
.equ
      UCSRB = 0x0a
.equ
      UBRRL = 0x09
.equ
      ACSR
           = 0 \times 0 8
.eau
      UCSRC = 0x03
.equ
      UBRRH = 0x02
.equ
.equ
      DIDR
           = 0 \times 01
; ***** PORTB ***************
; PORTB - Port B Data Register
      PORTB0 = 0
                   ; Port B Data Register bit 0
.equ
                  ; For compatibility
      PB0
            = 0
.equ
                 ; Port B Data Register bit 1
      PORTB1 = 1
.equ
      PB1
            = 1
                  ; For compatibility
.equ
      PORTB2 = 2
                  ; Port B Data Register bit 2
.equ
                  ; For compatibility
      PB2
            = 2
.eau
      PORTB3 = 3
                  ; Port B Data Register bit 3
.equ
      PB3
            = 3
                  ; For compatibility
.equ
                  ; Port B Data Register bit 4
      PORTB4 = 4
.equ
                  ; For compatibility
      PB4
            = 4
.equ
      PORTB5 = 5
                  ; Port B Data Register bit 5
.equ
                  ; For compatibility
.equ
      PB5
            = 5
                  ; Port B Data Register bit 6
      PORTB6 = 6
.eau
                  ; For compatibility
.equ
      PB6
            = 6
      PORTB7 = 7
                  ; Port B Data Register bit 7
.eau
      PB7
            = 7
                  ; For compatibility
.equ
; DDRB - Port B Data Direction Register
                  ; Port B Data Direction Register bit 0
      DDB0
            = 0
.equ
                  ; Port B Data Direction Register bit 1
      DDB1
            = 1
.equ
                  ; Port B Data Direction Register bit 2
      DDB2
            = 2
.equ
```

; Port B Data Direction Register bit 3

DDB3

.equ

= 3

```
DDB4
            = 4
                   ; Port B Data Direction Register bit 4
.equ
                   ; Port B Data Direction Register bit 5
      DDB5
            = 5
.equ
      DDB6
                   ; Port B Data Direction Register bit 6
            = 6
.equ
      DDB7
            = 7
                   ; Port B Data Direction Register bit 7
.equ
; PINB - Port B Input Pins
      PINB0 = 0
                   ; Port B Input Pins bit 0
.equ
.equ
      PINB1 = 1 ; Port B Input Pins bit 1
      PINB2 = 2
                 ; Port B Input Pins bit 2
.equ
      PINB3 = 3
                 ; Port B Input Pins bit 3
.equ
      PINB4 = 4
                 ; Port B Input Pins bit 4
.equ
      PINB5 = 5
                 ; Port B Input Pins bit 5
.eau
      PINB6 = 6 ; Port B Input Pins bit 6
.equ
      PINB7 = 7 ; Port B Input Pins bit 7
.equ
; ***** TIMER COUNTER 0 *********
; TIMSK - Timer/Counter Interrupt Mask Register
      OCIE0A = 0
                   ; Timer/Counter0 Output Compare Match A Interrupt Enable
.equ
      TOIE0 = 1 ; Timer/Counter0 Overflow Interrupt Enable
.eau
                 ; Timer/Counter0 Output Compare Match B Interrupt Enable
      OCIE0B = 2
.equ
; TIFR - Timer/Counter Interrupt Flag register
      OCFOA = 0
                   ; Timer/Counter0 Output Compare Flag 0A
.eau
      TOV0 = 1
                 ; Timer/Counter0 Overflow Flag
.equ
.equ
      OCFOB = 2
                  ; Timer/Counter0 Output Compare Flag 0B
; OCROB - Timer/CounterO Output Compare Register
.equ
      OCR0 0 = 0
      OCR0 1 = 1
.equ
                   ;
      OCR0 2 = 2
.equ
      OCR0_3 = 3
.equ
      OCR0 4 = 4
.equ
      OCR0 5 = 5
.equ
      OCR0 6 = 6
.equ
      OCR0_7 = 7
.eau
```

```
; OCROA - Timer/Counter0 Output Compare Register
;.equ OCR0 0 = 0
;.equ OCR0 1 = 1
;.equ OCR0_2 = 2
;.equ OCR0 3 = 3
;.equ OCR0_4 = 4
;.equ OCR0_5 = 5
;.equ OCR0 6 = 6
:.equ OCR0 7 = 7
; TCCR0A - Timer/Counter Control Register A
      WGM00 = 0
                    ; Waveform Generation Mode
.equ
                  ; Waveform Generation Mode
      WGM01 = 1
.equ
      COMOBO = 4
                    ; Compare Match Output B Mode
.equ
      COMOB1 = 5
                    ; Compare Match Output B Mode
.equ
                    ; Compare Match Output A Mode
.equ
      COM0A0 = 6
      COM0A1 = 7
                    ; Compare Match Output A Mode
.equ
: TCNT0 - Timer/Counter0
      TCNT0 0
                    = 0
.equ
      TCNT0_1
                    = 1
.equ
      TCNT0 2
                    = 2
.equ
      TCNT0 3
                    = 3
.equ
      TCNTO 4
                    = 4
.equ
.equ
      TCNT0 5
                    = 5
      TCNTO 6
                    = 6
.equ
      TCNTO 7
.equ
                    = 7
; TCCR0B - Timer/Counter Control Register B
.equ
      TCCR0 = TCCR0B
                          ; For compatibility
      CS00
                    : Clock Select
             = 0
.equ
      CS01
             = 1
                    ; Clock Select
.equ
      CS02
                    : Clock Select
             = 2
.equ
      WGM02 = 3
.equ
      FOCOB = 6
                    ; Force Output Compare B
.equ
```

```
.equ FOC0A = 7 ; Force Output Compare B
: ***** TIMER COUNTER 1 *********
: TIMSK - Timer/Counter Interrupt Mask Register
                ; Timer/Counterl Input Capture Interrupt Enable
      ICIE1 = 3
.equ
                         ; For compatibility
      TICIE = ICIE1
.eau
                  ; Timer/Counter1 Output CompareB Match Interrupt Enable
.equ
     OCIE1B = 5
     OCIE1A = 6 ; Timer/Counter1 Output CompareA Match Interrupt Enable
.equ
     TOIE1 = 7 : Timer/Counter1 Overflow Interrupt Enable
.eau
: TIFR - Timer/Counter Interrupt Flag register
            = 3
                 ; Input Capture Flag 1
.equ
      ICF1
                ; Output Compare Flag 1B
      OCF1B = 5
.equ
     OCF1A = 6
                 ; Output Compare Flag 1A
.equ
                  ; Timer/Counter1 Overflow Flag
     TOV1 = 7
.equ
; TCCR1A - Timer/Counter1 Control Register A
     WGM10 = 0
                   ; Pulse Width Modulator Select Bit 0
.equ
                         ; For compatibility
      PWM10 = WGM10
.eau
                   : Pulse Width Modulator Select Bit 1
      WGM11 = 1
.equ
     PWM11 = WGM11
                         ; For compatibility
.equ
     COM1B0 = 4 ; Comparet Ouput Mode 1B, bit 0
.equ
     COM1B1 = 5 ; Compare Output Mode 1B, bit 1
.eau
     COM1A0 = 6 ; Comparet Ouput Mode 1A, bit 0
.equ
.equ
     COM1A1 = 7
                 ; Compare Output Mode 1A, bit 1
: TCCR1B - Timer/Counter1 Control Register B
     CS10
            = 0
                 ; Clock Select bit 0
.eau
     CS11
            = 1 ; Clock Select 1 bit 1
.equ
      CS12 = 2
                 : Clock Select1 bit 2
.equ
     WGM12 = 3
                  : Waveform Generation Mode Bit 2
.equ
     CTC1
            = WGM12
                         ; For compatibility
.equ
     WGM13 = 4 ; Waveform Generation Mode Bit 3
.equ
```

ICES1 = 6 ; Input Capture 1 Edge Select

ICNC1 = 7 ; Input Capture 1 Noise Canceler

.equ

.equ

```
; TCCR1C - Timer/Counter1 Control Register C
      FOC1B = 6
                   ; Force Output Compare for Channel B
.equ
      FOC1A = 7 ; Force Output Compare for Channel A
.equ
; OCR1BH - Timer/Counter1 Outbut Compare Register High Byte
                          ; Timer/Counterl Outbut Compare Register High Byte bit 0
.eau
      OCR1AH0
                   = 0
.equ
      OCR1AH1
                   = 1
                          ; Timer/Counter1 Outbut Compare Register High Byte bit 1
                          ; Timer/Counter1 Outbut Compare Register High Byte bit 2
      OCR1AH2
                   = 2
.equ
                          : Timer/Counter1 Outbut Compare Register High Byte bit 3
      OCR1AH3
                   = 3
.eau
      OCR1AH4
                   = 4
                          ; Timer/Counter1 Outbut Compare Register High Byte bit 4
.equ
      OCR1AH5
                          : Timer/Counter1 Outbut Compare Register High Byte bit 5
.eau
                   = 5
      OCR1AH6
                          ; Timer/Counter1 Outbut Compare Register High Byte bit 6
.equ
                   = 6
                          ; Timer/Counter1 Outbut Compare Register High Byte bit 7
      OCR1AH7
                   = 7
.equ
; OCR1BL - Timer/Counter1 Output Compare Register Low Byte
                          : Timer/Counter1 Outbut Compare Register Low Byte Bit 0
      OCR1AL0
                   = 0
.equ
      OCR1AL1
                   = 1
                          ; Timer/Counterl Outbut Compare Register Low Byte Bit 1
.equ
      OCR1AL2
                          ; Timer/Counter1 Outbut Compare Register Low Byte Bit 2
.equ
                   = 2
                          : Timer/Counter1 Outbut Compare Register Low Byte Bit 3
      OCR1AL3
                   = 3
.eau
                          ; Timer/Counterl Outbut Compare Register Low Byte Bit 4
      OCR1AL4
                   = 4
.equ
      OCR1AL5
                   = 5
                          ; Timer/Counterl Outbut Compare Register Low Byte Bit 5
.equ
      OCR1AL6
                   = 6
                          ; Timer/Counter1 Outbut Compare Register Low Byte Bit 6
.equ
                          : Timer/Counterl Outbut Compare Register Low Byte Bit 7
.eau
      OCR1AL7
                   = 7
: ***** WATCHDOG ************
; WDTCR - Watchdog Timer Control Register
      WDTCSR = WDTCR
                          ; For compatibility
.equ
                   ; Watch Dog Timer Prescaler bit 0
.equ
      WDP0
             = 0
                   ; Watch Dog Timer Prescaler bit 1
      WDP1
             = 1
.equ
                   ; Watch Dog Timer Prescaler bit 2
      WDP2
             = 2
.equ
      WDE
             = 3
                   ; Watch Dog Enable
.equ
                   ; Watchdog Change Enable
      WDCE
             = 4
.equ
      WDTOE = WDCE; For compatibility
.equ
      WDP3
             = 5
                   ; Watchdog Timer Prescaler Bit 3
.equ
```

```
WDIE
            = 6
                ; Watchdog Timeout Interrupt Enable
.equ
     WDIF
                ; Watchdog Timeout Interrupt Flag
.eau
            = 7
; ***** EXTERNAL INTERRUPT ********
; GIMSK - General Interrupt Mask Register
.eau
     PCIE
            = 5
.equ
     INT0
            = 6
                ; External Interrupt Request 0 Enable
      INT1
            = 7
                 ; External Interrupt Request 1 Enable
.equ
; EIFR - Extended Interrupt Flag Register
            = EIFR : For compatibility
.eau
     GIFR
     PCIF
.equ
            = 5
     INTF0 = 6
                ; External Interrupt Flag 0
.equ
     .equ
: ***** USART **************
; UDR - USART I/O Data Register
                  : USART I/O Data Register bit 0
.eau
     UDR0
            = 0
                ; USART I/O Data Register bit 1
     UDR1
            = 1
.equ
     UDR2
            = 2
                ; USART I/O Data Register bit 2
.equ
                 ; USART I/O Data Register bit 3
     UDR3
            = 3
.equ
                 ; USART I/O Data Register bit 4
     UDR4
            = 4
.eau
     UDR5
            = 5
                 ; USART I/O Data Register bit 5
.equ
.equ
     UDR6
            = 6
                  : USART I/O Data Register bit 6
                  : USART I/O Data Register bit 7
     UDR7
            = 7
.eau
; UCSRA - USART Control and Status Register A
     USR
            = UCSRA
                        ; For compatibility
.equ
                  ; Multi-processor Communication Mode
.equ
     MPCM
            = 0
                  ; Double the USART Transmission Speed
     U2X
            = 1
.equ
     UPE
            = 2
                  ; USART Parity Error
.equ
           = UPE ; For compatibility
     PE
.equ
            = 3
                 ; Data overRun
.equ
     DOR
     FE
            = 4 ; Framing Error
.equ
```

```
UDRE
            = 5
                  ; USART Data Register Empty
.equ
     TXC
                : USART Transmitt Complete
            = 6
.eau
     RXC
                 ; USART Receive Complete
            = 7
.equ
; UCSRB - USART Control and Status Register B
     UCR
                         ; For compatibility
            = UCSRB
.equ
      TXB8
            = 0
                  : Transmit Data Bit 8
.eau
.equ
     RXB8
            = 1
                : Receive Data Bit 8
      UCSZ2 = 2
                  : Character Size
.equ
                         ; For compatibility
      CHR9
            = UCSZ2
.eau
      TXEN
           = 3
                 : Transmitter Enable
.equ
     RXEN
                ; Receiver Enable
.eau
           = 4
                ; USART Data register Empty Interrupt Enable
.equ
      UDRIE = 5
                ; TX Complete Interrupt Enable
      TXCIE = 6
.equ
.equ RXCIE = 7
                ; RX Complete Interrupt Enable
; UCSRC - USART Control and Status Register C
.equ
     UCPOL = 0
                 ; Clock Polarity
     .equ
                ; Character Size Bit 1
      UCSZ1 = 2
.eau
                  : Stop Bit Select
      USBS
           = 3
.equ
      UPM0
           = 4
                  ; Parity Mode Bit 0
.equ
                 ; Parity Mode Bit 1
     UPM1
            = 5
.equ
                  ; USART Mode Select
      UMSEL = 6
.eau
      UBRR
            = UBRRL
                         ; For compatibility
.equ
: ***** ANALOG COMPARATOR ********
; ACSR - Analog Comparator Control And Status Register
                  ; Analog Comparator Interrupt Mode Select bit 0
.equ
     ACISO = 0
                  ; Analog Comparator Interrupt Mode Select bit 1
.equ
      ACIS1 = 1
     ACIC
           = 2
.equ
     ACIE
           = 3
                  ; Analog Comparator Interrupt Enable
.equ
                  ; Analog Comparator Interrupt Flag
      ACI
           = 4
.equ
      ACO
            = 5
                  ; Analog Compare Output
.equ
     ACBG
            = 6
                  ; Analog Comparator Bandgap Select
.equ
```

```
; DIDR - Digital Input Disable Register 1
.equ
      AINOD = 0
                  ; AINO Digital Input Disable
      AIN1D = 1 ; AIN1 Digital Input Disable
.equ
; ***** PORTD ****************
; PORTD - Data Register, Port D
.equ
      PORTD0 = 0
      PD0
                   ; For compatibility
.equ
            = 0
      PORTD1 = 1
.equ
      PD1
                  ; For compatibility
.equ
            = 1
      PORTD2 = 2
.equ
      PD2
             = 2
                   ; For compatibility
.equ
      PORTD3 = 3
.equ
      PD3
            = 3
                   ; For compatibility
.equ
      PORTD4 = 4
.equ
      PD4
                   ; For compatibility
.equ
            = 4
      PORTD5 = 5
.equ
                  ; For compatibility
      PD5
            = 5
.equ
      PORTD6 = 6
.equ
                 ; For compatibility
      PD6
            = 6
.equ
; DDRD
.equ
      DDD0
            = 0
            = 1
      DDD1
.equ
      DDD2
            = 2
.equ
                  ;
      DDD3
            = 3
.equ
      DDD4
.equ
            = 4
                  ;
      DDD5
.equ
            = 5
      DDD6
.equ
             = 6
; PIND - Input Pins, Port D
      PIND0 = 0
.equ
     PIND1 = 1
.equ
```

.equ ACD = 7 ; Analog Comparator Disable

```
PIND2 = 2
.equ
      PIND3 = 3
.equ
.equ
      PIND4 = 4
      PIND5 = 5
.equ
      PIND6 = 6
.eau
: ***** EEPROM **************
: EEAR - EEPROM Read/Write Access
      EEARL = EEAR; For compatibility
.eau
      EEAR0 = 0
                   : EEPROM Read/Write Access bit 0
.equ
      EEAR1 = 1
                 ; EEPROM Read/Write Access bit 1
.eau
      EEAR2 = 2
                 ; EEPROM Read/Write Access bit 2
.equ
      EEAR3 = 3
                  ; EEPROM Read/Write Access bit 3
.equ
      EEAR4 = 4
                   ; EEPROM Read/Write Access bit 4
.equ
      EEAR5 = 5
                   : EEPROM Read/Write Access bit 5
.equ
      EEAR6 = 6
                   ; EEPROM Read/Write Access bit 6
.equ
; EEDR - EEPROM Data Register
      EEDR0 = 0
                   ; EEPROM Data Register bit 0
.equ
                  ; EEPROM Data Register bit 1
      EEDR1 = 1
.equ
      EEDR2 = 2
                   ; EEPROM Data Register bit 2
.equ
      EEDR3 = 3
                   ; EEPROM Data Register bit 3
.equ
                   ; EEPROM Data Register bit 4
      EEDR4 = 4
.equ
      EEDR5 = 5
                   ; EEPROM Data Register bit 5
.equ
.equ
      EEDR6 = 6
                   : EEPROM Data Register bit 6
      EEDR7 = 7
                   ; EEPROM Data Register bit 7
.eau
; EECR - EEPROM Control Register
                   ; EEPROM Read Enable
.equ
      EERE
             = 0
             = 1
                   ; EEPROM Write Enable
      EEPE
.equ
      EEWE
            = EEPE; For compatibility
.equ
      EEMPE = 2
                   ; EEPROM Master Write Enable
.equ
      EEMWE = EEMPE
                          ; For compatibility
.equ
                   ; EEProm Ready Interrupt Enable
.equ
      EERIE = 3
      EEPM0 = 4
.equ
                   ;
```

```
.equ EEPM1 = 5;
: ***** PORTA **************
; PORTA - Port A Data Register
     PORTA0 = 0 ; Port A Data Register bit 0
.equ
            = 0 ; For compatibility
     PA0
.eau
      PORTA1 = 1
                ; Port A Data Register bit 1
.equ
                ; For compatibility
.equ
      PA1
            = 1
                ; Port A Data Register bit 2
      PORTA2 = 2
.equ
                ; For compatibility
.equ
     PA2
          = 2
; DDRA - Port A Data Direction Register
                  ; Data Direction Register, Port A, bit 0
      DDA0
            = 0
.equ
     DDA1
            = 1
                  ; Data Direction Register, Port A, bit 1
.equ
     DDA2
            = 2
                 ; Data Direction Register, Port A, bit 2
.equ
; PINA - Port A Input Pins
     PINAO = 0 ; Input Pins, Port A bit 0
.equ
     PINA1 = 1 ; Input Pins, Port A bit 1
.eau
.equ PINA2 = 2 ; Input Pins, Port A bit 2
; ***** CPU *****************
; SREG - Status Register
.equ
      SREG C = 0
                 ; Carry Flag
                ; Zero Flag
      SREG Z = 1
.eau
     SREG N = 2
                ; Negative Flag
.equ
      SREG V = 3
                 ; Two's Complement Overflow Flag
.equ
      SREG S = 4
                 ; Sign Bit
.equ
                 ; Half Carry Flag
      SREG H = 5
.equ
                 ; Bit Copy Storage
      SREG T = 6
.equ
     SREG I = 7
                  ; Global Interrupt Enable
.equ
; SPMCSR - Store Program Memory Control and Status register
     SPMEN = 0
                ; Store Program Memory Enable
.eau
```

```
PGERS = 1
                   ; Page Erase
.equ
                   ; Page Write
      PGWRT = 2
.equ
                    : Read Fuse and Lock Bits
.equ
      RFLB
             = 3
      CTPB = 4
.equ
; MCUCR - MCU Control Register
      ISC00 = 0
                    : Interrupt Sense Control 0 bit 0
.equ
.equ
      ISC01 = 1
                  ; Interrupt Sense Control 0 bit 1
      ISC10 = 2
                   : Interrupt Sense Control 1 bit 0
.equ
                    ; Interrupt Sense Control 1 bit 1
      ISC11 = 3
.equ
      SM0
             = 4
                    : Sleep Mode Select Bit 0
.equ
      SM
             = SM0 ; For compatibility
.eau
             = 5
                    ; Sleep Enable
.equ
      SE
                    ; Sleep Mode Select Bit 1
      SM1
             = 6
.equ
      PUD
             = 7
                    ; Pull-up Disable
.equ
; CLKPR - Clock Prescale Register
      CLKPS0 = 0
                   : Clock Prescaler Select Bit 0
.equ
      CLKPS1 = 1
                  ; Clock Prescaler Select Bit 1
.equ
      CLKPS2 = 2
                   ; Clock Prescaler Select Bit 2
.eau
      CLKPS3 = 3
                   : Clock Prescaler Select Bit 3
.equ
      CLKPCE = 7
                    ; Clock Prescaler Change Enable
.eau
: MCUSR - MCU Status register
      PORF
             = 0
                   ; Power-On Reset Flag
.equ
.equ
      EXTRF = 1
                   : External Reset Flag
      BORF
             = 2
                   ; Brown-out Reset Flag
.eau
                    ; Watchdog Reset Flag
.equ
      WDRF
             = 3
; OSCCAL - Oscillator Calibration Register
             = 0
                    : Oscillatro Calibration Value Bit 0
.equ
      CAL0
      CAL1
             = 1
                    ; Oscillatro Calibration Value Bit 1
.equ
      CAL2
             = 2
                    : Oscillatro Calibration Value Bit 2
.equ
      CAL3
             = 3
                    ; Oscillatro Calibration Value Bit 3
.equ
      CAL4
             = 4
                    : Oscillatro Calibration Value Bit 4
.equ
      CAL5
             = 5
                    ; Oscillatro Calibration Value Bit 5
.eau
```

```
.equ CAL6
             = 6
                   : Oscillatro Calibration Value Bit 6
; GTCCR - General Timer Counter Control Register
      SFIOR = GTCCR
                          ; For compatibility
.equ
      PSR10 = 0
.eau
; PCMSK - Pin-Change Mask register
.equ
      PCINT0 = 0
                   ; Pin-Change Interrupt 0
      PCINT1 = 1
                   ; Pin-Change Interrupt 1
.eau
      PCINT2 = 2
                   ; Pin-Change Interrupt 2
.eau
      PCINT3 = 3
                   ; Pin-Change Interrupt 3
.equ
      PCINT4 = 4
                   ; Pin-Change Interrupt 4
.eau
      PCINT5 = 5
                   ; Pin-Change Interrupt 5
.equ
      PCINT6 = 6
                   ; Pin-Change Interrupt 6
.equ
.equ PCINT7 = 7
                   ; Pin-Change Interrupt 7
; GPIOR2 - General Purpose I/O Register 2
      GPIOR20
                   = 0
                          ; General Purpose I/O Register 2 bit 0
.equ
      GPIOR21
                          ; General Purpose I/O Register 2 bit 1
.equ
                   = 1
                   = 2
                          ; General Purpose I/O Register 2 bit 2
      GPIOR22
.eau
                          ; General Purpose I/O Register 2 bit 3
      GPIOR23
                   = 3
.equ
      GPIOR24
                   = 4
                          ; General Purpose I/O Register 2 bit 4
.equ
                   = 5
                          ; General Purpose I/O Register 2 bit 5
      GPIOR25
.equ
                          ; General Purpose I/O Register 2 bit 6
      GPIOR26
                   = 6
.eau
      GPIOR27
                   = 7
                          ; General Purpose I/O Register 2 bit 7
.equ
; GPIOR1 - General Purpose I/O Register 1
      GPIOR10
                   = 0
                          : General Purpose I/O Register 1 bit 0
.equ
      GPIOR11
                   = 1
                          ; General Purpose I/O Register 1 bit 1
.eau
                   = 2
                          ; General Purpose I/O Register 1 bit 2
.equ
      GPIOR12
      GPIOR13
                   = 3
                          ; General Purpose I/O Register 1 bit 3
.equ
      GPIOR14
                          ; General Purpose I/O Register 1 bit 4
                   = 4
.equ
      GPIOR15
                   = 5
                          ; General Purpose I/O Register 1 bit 5
.equ
      GPIOR16
                          ; General Purpose I/O Register 1 bit 6
                   = 6
.equ
      GPIOR17
                   = 7
                          ; General Purpose I/O Register 1 bit 7
.equ
```

```
; GPIORO - General Purpose I/O Register 0
                          ; General Purpose I/O Register 0 bit 0
      GPIOR00
                   = 0
.equ
                   = 1
                          ; General Purpose I/O Register 0 bit 1
.equ
      GPIOR01
      GPIOR02
                   = 2
                          ; General Purpose I/O Register 0 bit 2
.equ
                   = 3
                          ; General Purpose I/O Register 0 bit 3
.eau
      GPIOR03
      GPIOR04
                   = 4
                          ; General Purpose I/O Register 0 bit 4
.equ
                          ; General Purpose I/O Register 0 bit 5
      GPIOR05
                   = 5
.equ
.equ
      GPIOR06
                   = 6
                          ; General Purpose I/O Register 0 bit 6
      GPIOR07
                   = 7
                          ; General Purpose I/O Register 0 bit 7
.equ
: ***** USI **************
; USIDR - USI Data Register
      USIDR0 = 0
                   ; USI Data Register bit 0
.equ
      USIDR1 = 1
                   ; USI Data Register bit 1
.equ
      USIDR2 = 2
                  ; USI Data Register bit 2
.equ
                  ; USI Data Register bit 3
      USIDR3 = 3
.equ
      USIDR4 = 4
                  ; USI Data Register bit 4
.equ
      USIDR5 = 5
                  ; USI Data Register bit 5
.equ
                   ; USI Data Register bit 6
      USIDR6 = 6
.equ
      USIDR7 = 7
                   ; USI Data Register bit 7
.equ
; USISR - USI Status Register
      USICNT0
                   = 0
                          ; USI Counter Value Bit 0
.equ
      USICNT1
                   = 1 : USI Counter Value Bit 1
.equ
.equ
      USICNT2
                   = 2
                          : USI Counter Value Bit 2
                          ; USI Counter Value Bit 3
      USICNT3
                   = 3
.equ
                  ; Data Output Collision
.equ
      USIDC = 4
      USIPF = 5
                  ; Stop Condition Flag
.equ
                   ; Counter Overflow Interrupt Flag
.equ
      USIOIF = 6
      USISIF = 7
                   ; Start Condition Interrupt Flag
.equ
; USICR - USI Control Register
                   ; Toggle Clock Port Pin
      USITC = 0
.equ
      USICLK = 1  ; Clock Strobe
.equ
      USICS0 = 2
                  ; USI Clock Source Select Bit 0
.equ
```

```
USICS1 = 3
               : USI Clock Source Select Bit 1
.equ
     USIWM0 = 4
              ; USI Wire Mode Bit 0
.eau
              ; USI Wire Mode Bit 1
     USIWM1 = 5
.equ
     USIOIE = 6
              ; Counter Overflow Interrupt Enable
.equ
     .eau
LB1
          = 0
                : Lockbit
.equ
.equ LB2 = 1 ; Lockbit
; LOW fuse bits
              ; Select Clock Source
.equ
     CKSEL0 = 0
              ; Select Clock Source
     CKSEL1 = 1
.equ
     CKSEL2 = 2
              : Select Clock Source
.equ
              ; Select Clock Source
.equ
     CKSEL3 = 3
              ; Select start-up time
     SUT0
          = 4
.eau
               ; Select start-up time
     SUT1
          = 5
.equ
     CKOUT = 6
              ; Clock output
.equ
              ; Divide clock by 8
     CKDIV8 = 7
.equ
: HIGH fuse bits
.equ
     BODLEVELO
                     ; Brown-out Detector trigger level
                     ; Brown-out Detector trigger level
     BODLEVEL1
                = 1
.eau
                     ; Brown-out Detector trigger level
.equ
     BODLEVEL2
               = 2
     EESAVE = 3
               ; EEPROM memory is preserved through chip erase
.equ
     WDTON = 4
               ; Watchdog Timer Always On
.equ
     SPIEN = 5
                ; Enable Serial programming and Data Downloading
.equ
               ; debugWIRE Enable
     DWEN = 6
.equ
     RSTDISBL
                = 7 ; External reset disable
.equ
; EXTENDED fuse bits
     SELFPRGEN
                = 0
                     ; Self Programming Enable
.eau
```

```
: **** CPU REGISTER DEFINITIONS *****************************
.def
     XH
           = r27
.def
     XL
          = r26
.def
     YH = r29
     YL = r28
.def
.def
     ZH = r31
     ZL = r30
.def
: **** DATA MEMORY DECLARATIONS *****************************
.equ FLASHEND
                 = 0x03ff
                            ; Note: Word address
     IOEND = 0x003f
.equ
.equ SRAM START = 0 \times 0060
     SRAM SIZE = 128
.equ
     RAMEND = 0x00df
.equ
     XRAMEND
                 = 0 \times 00000
.equ
     E2END = 0x007f
.equ
.equ EEPROMEND
                = 0 \times 0.07 f
     EEADRBITS
                 = 7
.equ
#pragma AVRPART MEMORY PROG_FLASH 2048
#pragma AVRPART MEMORY EEPROM 128
#pragma AVRPART MEMORY INT SRAM SIZE 128
#pragma AVRPART MEMORY INT_SRAM START ADDR 0x60
NRWW START ADDR
                      = 0x0
.equ
     NRWW STOP ADDR
                    = 0x3ff
.equ
     RWW_START_ADDR
                     = 0x0
.equ
     RWW STOP ADDR = 0 \times 0
.equ
```

PAGESIZE = 16

.equ

```
; USART Data Register Empty
      UDREaddr
                    = 0x0008
.equ
      UDRE0addr
                    = 0x0008
                                  ; For compatibility
.equ
      UTXCaddr
                    = 0 \times 0009
                                  ; USART, Tx Complete
.equ
      UTXC0addr
                                  ; For compatibility
                    = 0x0009
.equ
      ACIaddr
                    = 0x000a
                                  ; Analog Comparator
.equ
.equ
      PCIaddr
                    = 0x000b
      OC1Baddr
                    = 0x000c
.eau
      OC0Aaddr
                    = 0x000d
.equ
                                  ;
      OC0Baddr
                    = 0x000e
.equ
      USI STARTaddr = 0x000f
                                  : USI Start Condition
.equ
      USI OVFaddr
                    = 0x0010
                                  ; USI Overflow
.equ
      ERDYaddr
                    = 0 \times 0011
.equ
.equ
      WDTaddr
                    = 0 \times 0012
                                  ; Watchdog Timer Overflow
      INT VECTORS SIZE
                        = 19
                                 : size in words
.equ
#endif /* TN2313DEF INC */
: **** END OF FILE *********************************
```

; External Interrupt Request 0

; External Interrupt Request 1

; Timer/Counter1 Capture Event

; For compatibility

; USART, Rx Complete

; For compatibility

; Timer/Counter1 Overflow

: Timer/Counter0 Overflow

; Timer/Counter1 Compare Match A

; \*\*\*\*\* INTERRUPT VECTORS \*\*\*\*\*\*\*\*

 $= 0 \times 0001$ 

 $= 0 \times 0002$ 

 $= 0 \times 0003$ 

 $= 0 \times 0004$ 

 $= 0 \times 0004$ 

 $= 0 \times 0005$ 

 $= 0 \times 0006$ 

 $= 0 \times 0007$ 

 $= 0 \times 0007$ 

INT0addr

INT1addr

ICP1addr

OC1Aaddr

OVF1addr

OVF0addr

URXCaddr

URXC0addr

OC1addr

.equ

.eau

.equ

.equ

.eau

.equ

.eau

.equ

.equ