


PIN NO.	SYMBOL
1	Vss
2	Vdd
3	Vo
4	RS
5	$R/\overline{W}$
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	A
16	K

# Contrast adjust

### A) For Single Source



For Module with Normal Temperature Range Fluid

VDD~Vo: LCD Driving voltage


VR: 10k~20k

# DDRAM address:

# Display position

																	7 5	ar handa brake	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00	01	02	03	04	05	06	07	80	09	0A	0B	0C	OD	0E	0F	10	11	12	13
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67

DDRAM address




Interface pin description


Pin no.	Symbol	External connection	Function
1	Vss		Signal ground for LCM (GND)
2	$V_{ exttt{DD}}$	Power supply	Power supply for logic (+5V) for LCM
3	V <sub>0</sub>		Contrast adjust
4	RS	MPU	Register select signal
5	R/W	MPU	Read/write select signal
6	E	MPU	Operation (data read/write) enable signal
7~10	DB0~DB3	MPU	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCM. These four are not used during 4-bit operation.
11~14	DB4~DB7	MPU	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU
15	LED+	LED BKL power	Power supply for BKL (Anode)
16	LED-	Supply	Power supply for BKL (GND)

# SHENZHEN EONE ELECTRONICS CO., LTD

# 5. 0 PIN ASSIGNMENT

No.	Symbol	Level		Function						
1	Vss		0V							
2	Vdd		+5V	Power Supply						
3	V0		for LCD							
4	RS	H/L	Register Select: I	H:Data Input L:Instruction Input						
5	R/W	$\mathrm{H/L}$	H-	-Read LWrite						
6	Е	H,H-L	Enable Signal							
7	DB0	H/L								
8	DB1	H/L								
9	DB2	$\mathrm{H/L}$	Data bu	s used in 8 bit transfer						
10	DB3	$\mathrm{H/L}$								
- 11	DB4	H/L								
12	DB5	H/L	Data bus fo	or both 4 and 8 bit transfer						
13	DB6	H/L								
14	DB7	H/L								
15	BLA		BL	ACKLIGHT +5V						
16	BLK		BL	ACKLIGHT 0V-						





Instruction Table:


Instruction Tab				Insti	ucti	on C	Code	•				Description		
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time (270KHz)		
Clear Display	0	0	0	0	0	0	0	0 0		1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.52 ms		
Return Home	0	0	0	0	0	0	0	0	1	×	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52 ms		
Entry Mode Set	0	0	0	0	0	0 0 1		0 1		Ø	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 us		
Display ON/OFF	0	0	0	0	0	0	1	D	O	В	D=1:entire display on C=1:cursor on B=1:cursor position on	37 us		
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	×	x	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	37 us		
Function Set	0	0	0	0	1	DL	И	F	×	×	DL:interface data is 8/4 bits N:number of line is 2/1 F:font size is 5x11/5x8	37 us		
Set CGRAM address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	37 us		
Set DDRAM address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	address counter	37 us		
Read Busy flag and address	0	1	BF	AC6	AC5	AC4	AC3	C3 AC2 A		AC3 AC2		AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 us
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	37 us		
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	DO	Read data from internal RAM (DDRAM/CGRAM)	37 us		

# Vishay Dale Electronics, Inc. Information Display Products LCD Product Data Sheet

### SPECIFICATION

Module #: LCD-020N004B-TMI-ET

Vishay Global p/n: LO20N004BTMIET0000



Character located DDRAM address DDRAM address DDRAM address DDRAM address

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00	01	02	03	04	05	06	07	08	09	0A	0В	0C	0D	0E	0F	10	11	12	13
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67

Instruction				Ins	structi	ion Co	de		Description	Execution time		
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	(fosc=270Khz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "00H" to DDRAM and set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	_	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39 μ s
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	В	Set display (D), cursor (C), and blinking of cursor (B) on/off control bit.	39 μ s
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	_	_	Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39 μ s
Function Set	0	0	0	0	1	DL	N	F	_	_	Set interface data length (DL:8-bit/4-bit), numbers of display line (N:2-line/1-line)and, display font type (F:5×11 dots/5×8 dots)	39 μ s
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μ s
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μ s
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μ s
Write Data to RAM	1	0	<b>D</b> 7	D6	<b>D</b> 5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μ s
Read Data from RAM	1	1	<b>D</b> 7	D6	<b>D</b> 5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μ s

\* "-": don't care

