CPSC 8220 - Spring 2017 Project #1: Device Driver Due: 2 March 2017

The following driver and user code are the results of the collaborative effort of *Team eXtreme*:

Ashwin Kumar Vajantri [aashwin@g.clemson.edu]

X

Kunwar Deep Singh Toor [ktoor@g.clemson.edu]

X

Matthew Pfister [mpfiste@g.clemson.edu]

X

Rohith Raju [rraju@g.clemson.edu]

X

Saroj Kumar Dash [sdash@g.clemson.edu]

Vishnuprabhu Thirugnanasambandam [vthirug@g.clemson.edu]

```
// START OF DEVICE DRIVER CODE
// Description:
// Device driver for the Kyouko3 PCIe graphics card
     featuring the ability to issue commands to draw triangles
    via the FIFO queue and DMA buffers.
#include "mymod.h"
#include <linux/cdev.h> // for struct cdev
#include <linux/delay.h> // for udelay
#include <linux/fs.h> // for struct file operations
#include <linux/interrupt.h> // for request irq
#include <linux/irqreturn.h> // for irqreturn t
#include ux/mm types.h> // for u32 and u6\overline{4}
#include <linux/mod devicetable.h> // for struct pci device id
#include ux/module.h> // for MODULE LICENSE and MODULE AUTHOR
#include <linux/pci.h> // for struct pci driver
#include <linux/sched.h> // for schedule
#include <linux/spinlock.h> // for spinlock t
#include ux/spinlock types.h> // SPIN LOCK UNLOCKED
#include <linux/wait.h> // for wait event interruptible
#include <asm/io.h> // for ioremap
#include <asm/uaccess.h> // for copy from user
#include <asm/current.h> // for current
#include <asm/mman.h> // for PROT READ and PROT WRITE
MODULE LICENSE("Proprietary");
MODULE AUTHOR("Team eXtreme");
DECLARE WAIT QUEUE HEAD(dma not full); // For waiting for non-full buffer queue.
DECLARE WAIT QUEUE HEAD (dma empty); // For waiting for empty buffer queue.
// ~~ Device Info
#define KYOUKO3 MAJOR 500
#define KYOUKO3 MINOR 127
#define PCI VENDOR ID CCORSI 0x1234
#define PCI DEVICE ID CCORSI KYOUKO3 0x1113
#define CONTROL SIZE 65536
// ~~
// ~~ Registers
#define DeviceVRAM 0x0020
#define FifoStart 0x1020
#define FifoEnd 0x1024
#define FifoHead 0x4010
#define FifoTail 0x4014
#define FrameColumns 0x8000
#define FrameRows 0x8004
#define FrameRowPitch 0x8008
#define FramePixelFormat 0x800C
#define FrameStartAddress 0x8010
#define EncoderWidth 0x9000
#define EncoderHeight 0x9004
#define EncoderOffsetX 0x9008
#define EncoderOffsetY 0x900C
#define EncoderFrame 0x9010
#define ConfigAcceleration 0x1010
#define ConfigModeSet 0x1008
#define ConfigInterrupt 0x100C
```

```
#define InterruptStatus 0x4008
#define BufferAAddress 0x2000
#define BufferAConfig 0x2008
#define DrawClearColor4fBlue 0x5100
#define DrawClearColor4fGreen 0x5104
#define DrawClearColor4fRed 0x5108
#define DrawClearColor4fAlpha 0x510C
#define RasterClear 0x3008
// ~~
// ~~ Buffer Info
#define FIFO ENTRIES 1024
#define DMA NUM BUFFS 8
#define DMA BUFF SIZE 126976u
// ~~ Clear Color
#define CLEAR RED 0.3f
#define CLEAR GREEN 0.3f
#define CLEAR BLUE 0.3f
// ~~
// ~~ FIFO Queue
struct fifo entry {
  u32 command;
  u32 value;
} ;
struct fifo {
  u64 p base;
  struct fifo entry *k base;
  u32 head;
  u32 tail cache;
};
//~~
// ~~ DMA Buffer
struct dma buffer {
   u64 p base;
                         // physical address on the card
   unsigned int* k_base; // kernel virtual address
   unsigned long u_base; // user virtual address
   int stored count;
                       // number of bytes in buffer
};
// ~~ God Structure
struct kyouko3 {
  struct cdev cdev;
   struct pci_dev* pci_dev;
  unsigned long p control base;
  unsigned long p ram card base;
  unsigned int* k control base;
  unsigned int* k ram card base;
  struct fifo fifo;
   _Bool graphics on;
   Bool dma mapped;
  struct dma buffer dma buffers[DMA NUM BUFFS];
  int fill;
   int drain;
  int queued count;
} kyouko3;
// ~~
```

```
// ~~ Helper methods
unsigned int K READ REGISTER(unsigned int reg) {
  udelay(1);
  rmb();
  return *(kyouko3.k control base + (reg >> 2));
}
void K WRITE REGISTER(unsigned int reg, unsigned int value) {
  udelay(1);
   *(kyouko3.k control base + (reg >> 2)) = value;
}
void FIFO WRITE(unsigned int reg, unsigned int value) {
  kyouko3.fifo.k base[kyouko3.fifo.head].command = reg;
  kyouko3.fifo.k base[kyouko3.fifo.head].value = value;
  ++kyouko3.fifo.head;
  if(kyouko3.fifo.head >= FIFO ENTRIES) kyouko3.fifo.head = 0;
//~~
// ~~ Interrupt Handler
irqreturn_t dma_intr(int irq, void *dev_id, struct pt_regs *regs) {
  unsigned int iflags;
  iflags = K READ REGISTER(InterruptStatus);
  K WRITE REGISTER (InterruptStatus, iflags & 0xf);
  if((iflags & 0x02) == 0) return (IRQ NONE);
   --kyouko3.queued count;
  kyouko3.drain = (kyouko3.drain + 1) % DMA NUM BUFFS;
  if(kyouko3.queued count + 1 == DMA NUM BUFFS)
      wake up interruptible (&dma not full);
   if(kyouko3.queued count != 0) {
      FIFO WRITE(BufferAAddress, kyouko3.dma buffers[kyouko3.drain].p base);
      FIFO WRITE (BufferAConfig, kyouko3.dma buffers [kyouko3.drain].stored count);
      K WRITE REGISTER(FifoHead, kyouko3.fifo.head);
  else wake up interruptible (&dma empty);
  return (IRQ HANDLED);
// ~~
// ~~ DMA Commands
unsigned long bind dma(struct file* fp) {
  int i, result;
  if(kyouko3.dma mapped) {
     printk(KERN ALERT "User tried to bind DMA multiple times.\n");
      return 0;
   }
  result = pci enable msi(kyouko3.pci dev);
  if(result) {
     printk(KERN ALERT "Failed to enable message signal interrupts.\n");
      return 0;
   }
   result = request irq(
      kyouko3.pci dev->irq,
      (irq_handler_t)dma_intr,
      IRQF SHARED, "dma intr", &kyouko3);
```

```
if(result) {
      pci disable msi(kyouko3.pci dev);
      printk(KERN ALERT "Failed to request irq.\n");
      return 0;
   for(i = 0; i < DMA NUM BUFFS; ++i) {</pre>
      kyouko3.dma buffers[i].k base =
         pci alloc consistent(
            kyouko3.pci dev,
            DMA BUFF SIZE,
            &kyouko3.dma buffers[i].p base);
      kyouko3.dma buffers[i].u base =
         vm mmap(
            fp, 0, DMA BUFF SIZE,
            PROT READ | PROT WRITE,
            MAP SHARED, (i + 1) << PAGE SHIFT) ;
   }
   kyouko3.dma mapped = 1;
   kyouko3.fill = 0;
   kyouko3.drain = 0;
   kyouko3.queued count = 0;
   K WRITE REGISTER (ConfigInterrupt, 0x02);
   return kyouko3.dma buffers[kyouko3.fill].u base;
void late unbind dma(void) {
   int i;
   if(kyouko3.queued count != 0)
      wait_event_interruptible(dma_empty, kyouko3.queued count == 0);
   for(i = 0; i < DMA NUM BUFFS; ++i)</pre>
      pci free consistent (
         kyouko3.pci dev,
         DMA_BUFF_SIZE,
         kyouko3.dma buffers[i].k base,
         kyouko3.dma buffers[i].p base);
   K WRITE REGISTER(ConfigInterrupt, 0x0);
   free_irq(kyouko3.pci_dev->irq, &kyouko3);
   pci_disable_msi(kyouko3.pci_dev);
   kyouko3.dma mapped = 0;
unsigned long on_time_unbind_dma(void) {
  int i;
   if(! kyouko3.dma mapped) {
      printk(KERN ALERT "User tried to unbind before a call to bind.\n");
      return 1;
   for (i = 0; i < DMA NUM BUFFS; ++i)
      vm munmap(kyouko3.dma buffers[i].u base, DMA BUFF SIZE);
   late unbind dma();
   return 0;
}
```

```
unsigned long start dma(int count) {
  unsigned long flags;
  DEFINE SPINLOCK (spinlock);
   Bool suspend = 0;
  if(count == 0) {
      printk(KERN ALERT "User called start dma with a count of zero.\n");
      return 0;
   }
   if(count > DMA BUFF SIZE) {
      printk(
         KERN ALERT "User called start_dma with too large of a byte size.\n");
      return 0;
   spin lock irqsave(&spinlock, flags);
   ++kyouko3.queued count;
   if(kyouko3.fill == kyouko3.drain) {
      spin unlock irqrestore(&spinlock, flags);
      kyouko3.fill = (kyouko3.fill + 1) % DMA NUM BUFFS;
      FIFO WRITE (BufferAAddress, kyouko3.dma buffers[kyouko3.drain].p base);
      FIFO WRITE (BufferAConfig, count);
      K WRITE REGISTER(FifoHead, kyouko3.fifo.head);
      return kyouko3.dma buffers[kyouko3.fill].u base;
  kyouko3.dma buffers[kyouko3.fill].stored count = count;
  kyouko3.fill = (kyouko3.fill + 1) % DMA NUM BUFFS;
  if(kyouko3.fill == kyouko3.drain) suspend = 1;
   spin unlock irqrestore(&spinlock, flags);
   if (suspend)
      wait_event_interruptible(
    dma_not_full,
         kyouko3.queued count != DMA NUM BUFFS);
  return kyouko3.dma buffers[kyouko3.fill].u base;
// ~~
// ~~ FIFO Commands
long fifo queue(unsigned int cmd, unsigned long arg) {
  long ret;
  struct fifo entry fifo entry;
  ret =
      copy_from_user(&fifo_entry,
         (struct fifo entry*)arg,
          sizeof(struct fifo entry));
  FIFO WRITE (fifo entry.command, fifo entry.value);
  return ret;
}
void fifo flush(void) {
  K WRITE REGISTER(FifoHead, kyouko3.fifo.head);
  while(kyouko3.fifo.tail cache != kyouko3.fifo.head) {
      kyouko3.fifo.tail cache = K READ REGISTER(FifoTail);
      schedule();
   }
// ~~
```

```
// ~~ Graphics Commands
void graphics on(void) {
   float clear red = CLEAR RED,
         clear_green = CLEAR GREEN,
         clear blue = CLEAR BLUE,
         clear alpha = 0.0f;
  K WRITE REGISTER (FrameColumns, 1024);
  K WRITE REGISTER (FrameRows, 768);
  K WRITE REGISTER (FrameRowPitch, 1024*4);
  K WRITE REGISTER (FramePixelFormat, 0xf888);
  K WRITE REGISTER(FrameStartAddress, 0);
  K WRITE REGISTER (ConfigAcceleration, 0x40000000);
  K WRITE REGISTER (EncoderWidth, 1024);
  K WRITE REGISTER (EncoderHeight, 768);
  K WRITE REGISTER(EncoderOffsetX, 0);
  K WRITE REGISTER(EncoderOffsetY, 0);
  K WRITE REGISTER(EncoderFrame, 0);
  K_WRITE_REGISTER(ConfigModeSet, 0);
  msleep(50);
  FIFO WRITE(DrawClearColor4fRed, *(unsigned int*)(&clear red));
  FIFO WRITE(DrawClearColor4fGreen, *(unsigned int*)(&clear green));
  FIFO WRITE(DrawClearColor4fBlue, *(unsigned int*)(&clear_blue));
  FIFO WRITE(DrawClearColor4fAlpha, *(unsigned int*)(&clear alpha));
  FIFO WRITE (RasterClear, 0x03);
  FIFO WRITE (RasterFlush, 0x0);
  fifo flush();
  kyouko3.graphics on = 1;
void graphics off(void) {
  FIFO WRITE (RasterClear, 0x03);
   fifo flush();
  K WRITE REGISTER (ConfigAcceleration, 0x80000000);
  K_WRITE_REGISTER(ConfigModeSet, 0);
  msleep(10);
  kyouko3.graphics on = 0;
// ~~
// ~~ File Operations
int kyouko3 open(struct inode *inode, struct file *fp) {
  unsigned int ram size;
  kyouko3.k control base = ioremap(kyouko3.p control base, CONTROL SIZE);
  ram size = K READ REGISTER(DeviceVRAM);
  ram size *= 1024 * 1024;
  kyouko3.k ram card base = ioremap(kyouko3.p ram card base, ram size);
  kyouko3.fifo.k base =
      pci alloc consistent(kyouko3.pci dev, 8192u, &kyouko3.fifo.p base);
  K WRITE REGISTER(FifoStart, kyouko3.fifo.p base);
  K WRITE REGISTER (FifoEnd, kyouko3.fifo.p base + 8192u);
  kyouko3.fifo.head = 0;
   kyouko3.fifo.tail cache = 0;
```

```
kyouko3.graphics on = 0;
  kyouko3.dma mapped = 0;
  printk(KERN ALERT "The device has been opened.\n");
  return 0;
}
int kyouko3 release(struct inode *indoe, struct file *fp) {
   if(kyouko3.dma mapped) late unbind dma();
  if(kyouko3.graphics on) graphics off();
  pci free consistent (
      kyouko3.pci dev,
      8192u,
      kyouko3.fifo.k base,
      kyouko3.fifo.p base);
   iounmap(kyouko3.k control base);
   iounmap(kyouko3.k ram card base);
  printk(KERN ALERT "BUUH BYE.\n");
  return 0;
long kyouko3 ioctl(struct file *fp, unsigned int cmd, unsigned long arg) {
  long ret = 0;
  unsigned long next dma buffer;
  int byte count;
   switch(cmd) {
      case FIFO QUEUE:
         ret = Tifo_queue(cmd, arg);
        break;
      case FIFO FLUSH:
        fifo flush();
         break;
      case VMODE:
         if( ((int)arg) == GRAPHICS OFF) graphics off();
         else graphics_on();
         break;
      case BIND DMA:
         next dma buffer = bind dma(fp);
         if(next_dma_buffer == 0) ret = 1;
         else ret =
            copy_to_user(
               (unsigned long*)arg,
               &next_dma_buffer,
               sizeof(unsigned long));
         break;
      case UNBIND DMA:
        ret = on time unbind dma();
         break;
      case START DMA:
         ret = copy from user(&byte count, (int*)arg, sizeof(int));
         next dma buffer = start_dma(byte_count);
         if(next_dma_buffer == 0) ret = 1;
         else ret +=
            copy to user (
               (unsigned long*)arg,
               &next dma buffer,
               sizeof(unsigned long));
         break;
  return ret;
```

```
int kyouko3 mmap(struct file *fp, struct vm area struct *vma) {
  int ret;
  int offset;
  if(current->cred->uid.val != 0) {
      printk(KERN ALERT "Non-root user attempted to call mmap!\n");
      return 0;
   }
  offset = vma->vm_pgoff << PAGE SHIFT;</pre>
   switch(offset) {
      case 0:
         ret = io remap pfn range(
            vma,
            vma->vm start,
            kyouko3.p control base >> PAGE SHIFT,
            vma->vm end - vma->vm start,
            vma->vm_page_prot);
         break;
      case 0x80000000:
         ret = io_remap_pfn_range(
            vma,
            vma->vm start,
            kyouko3.p ram card base >> PAGE SHIFT,
            vma->vm end - vma->vm_start,
            vma->vm page prot);
         break;
      default:
         ret = io remap_pfn_range(
            vma,
            vma->vm start,
            kyouko3.dma buffers[(offset >> PAGE SHIFT)-1].p base >> PAGE SHIFT,
            vma->vm end - vma->vm_start,
            vma->vm page prot);
         break;
  return ret;
struct file operations kyouko3 fops = {
  .open = kyouko3_open,
   .release = kyouko3_release,
   .unlocked_ioctl = kyouko3_ioctl,
   .mmap = kyouko3 mmap,
  .owner = THIS MODULE
};
// ~~
// ~~ Prepare struct pci_driver
int kyouko3 probe(struct pci dev *pci dev, const struct pci device id *pci id) {
  int ret;
  kyouko3.p control base = pci resource start(pci dev, 1);
  kyouko3.p ram card base = pci resource start(pci dev, 2);
  ret = pci enable device(pci dev);
  pci set master(pci dev);
  kyouko3.pci dev = pci dev;
  return ret;
}
```

```
void kyouko3 remove(struct pci dev *pci dev) {
  pci disable device (pci dev);
struct pci device id kyouko3 dev ids[] = {
  { PCI_DEVICE(PCI_VENDOR_ID_CCORSI, PCI_DEVICE_ID_CCORSI_KYOUKO3) },
   { 0 }
} ;
struct pci_driver kyouko3_pci_drv = {
  .name = "whatever",
  .id table = kyouko3 dev ids,
  .probe = kyouko3 probe,
  .remove = kyouko3 remove
// ~~
// ~~ module init and module exit
int kyouko3 init(void) {
   int ret;
   cdev init(&kyouko3.cdev, &kyouko3 fops);
  kyouko3.cdev.owner = THIS MODULE;
   cdev add(&kyouko3.cdev, MKDEV(KYOUKO3 MAJOR, KYOUKO3 MINOR), 1);
  ret = pci register driver(&kyouko3 pci drv);
  printk(KERN ALERT "The device has been initialized.\n");
  return ret;
}
void kyouko3 exit(void) {
  pci unregister driver(&kyouko3 pci drv);
   cdev del(&kyouko3.cdev);
   printk(KERN_ALERT "The device has been exitted.\n");
module init(kyouko3 init);
module exit(kyouko3 exit);
// ~~
// END OF DEVICE DRIVER CODE
```

```
// START OF SHARED HEADER
// Description: Shared header for the Kyouko3 PCIe graphics card driver.
#include <linux/ioctl.h>
// ~~ Only Kernel/User Shared Definitions Appear Here
// ioctl commands
#define VMODE __IOW (0xCC, 0, unsigned long)
#define BIND_DMA __IOW (0xCC, 1, unsigned long)
#define START_DMA __IOWR(0xCC, 2, unsigned long)
#define FIFO_QUEUE __IOWR(0xCC, 3, unsigned long)
#define FIFO_FLUSH _IO (0xCC, 4)
#define UNBIND_DMA _IOW (0xCC, 5, unsigned long)
// graphics modes
#define GRAPHICS OFF 0
#define GRAPHICS ON 1
// fifo commands
#define VertexColor 0x5010
#define VertexCoordinate 0x5000
#define CommandPrimitive 0x3000
#define VertexEmit 0x3004
#define RasterFlush 0x3FFC
// ~~
// END OF SHARED HEADER
```

```
// START OF USER CODE
// Description:
      User code for issuing commands to the Kyouko3 PCIe graphics card
//
      in order to draw triangles.
// Usage:
//
      To draw a triangle with commands issued through the FIFO,
//
      run the program with a command-line argument of 0 (or no argument).
//
//
      To draw 50,000 triangles with commands issued through DMA buffers,
//
      run the program with a command-line argument of 1. The commands are
//
      separated across 50 DMA buffer requests, each buffer holding the commands
//
      to draw 1,000 triangles.
#include <fcntl.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <time.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include "mymod.h"
#define U NUM TRIANGLES 1000 // # of triangle written to each DMA buffer
                              // # of DMA buffers written to
#define U NUM BUFFS 50
void die_with_message(char *message) {
   fprintf(stderr, "%s\n", message);
   exit(1);
void u fifo queue(int fd, unsigned int command, unsigned int value) {
   unsigned int fifo entry[] = { command, value };
   if(ioctl(fd, FIFO QUEUE, &fifo entry))
      die with message ("FIFO QUEUE call to ioctl failed.");
void fifo commands(int fd) {
   int i, j;
   static float coordinates[3][4] = {
      -0.7f, -0.7f, 0.0f, 1.0f, // upper-left 0.7f, -0.7f, 0.0f, 1.0f, // upper-right 0.7f, 0.7f, 0.0f, 1.0f // lower-right
   static float colors[3][4] = {
       0.0f, 0.0f, 1.0f, 0.0f, // red
       0.0f, 1.0f, 0.0f, 0.0f, // green
1.0f, 0.0f, 0.0f, 0.0f // blue
   };
   // Fill the queue with vertex information
   u fifo queue(fd, CommandPrimitive, 1);
   for(i = 0; i < 3; ++i) {
      for (j = 0; j < 4; ++j)
         u fifo queue(fd, VertexColor + j * 4, *(unsigned int*)&colors[i][j]);
      for(j = 0; j < 4; ++j)
         u fifo queue(
            fd, VertexCoordinate + j * 4, *(unsigned int*)&coordinates[i][j]);
      u fifo queue(fd, VertexEmit, 0);
   u fifo queue(fd, CommandPrimitive, 0);
   u fifo queue(fd, RasterFlush, 0);
```

```
ioctl(fd, FIFO FLUSH, 0);
}
void generate coordinates(float *coords) {
  int i;
   for(i = 0; i < 3; ++i) {
      coords[i*3 + 0] = 2.0f * drand48() - 1.0f;
      coords[i*3 + 1] = 2.0f * drand48() - 1.0f;
      coords[i*3 + 2] = 0.0f;
   }
}
void generate colors(float *colors) {
  int i;
   for(i = 0; i < 3; ++i) {
     colors[i*3 + 0] = drand48();
     colors[i*3 + 1] = drand48();
     colors[i*3 + 2] = drand48();
   }
}
struct u dma header {
  uint32 t address: 14;
  uint32 t count: 10;
  uint32 t opcode: 8;
};
void dma commands(int fd) {
  unsigned int i, j, k, *u buff base, *u buff curr;
  unsigned long byte_count;
  float colors[9], coords[9];
   struct u dma header dma header = {
      .address = 0 \times 1045,
      .count = 0,
      .opcode = 0x14
   };
   srand(time(NULL));
   if(ioctl(fd, BIND DMA, &u buff base))
      die with message ("BIND DMA call to ioctl failed.");
   for(i = 0; i < U_NUM_BUFFS; ++i) {</pre>
      u buff curr = u buff base + 1;
      dma_header.count = byte_count = 0;
      for(j = 0; j < U_NUM_TRIANGLES; ++j) {</pre>
         generate_colors(colors);
         generate_coordinates(coords);
         for (k = 0; k < 3; ++k) {
            *(u buff curr++) = *(unsigned int*)&colors[k*3 + 0];
            *(u buff curr++) = *(unsigned int*)&colors[k*3 + 1];
            *(u buff curr++) = *(unsigned int*)&colors[k*3 + 2];
         for(k = 0; k < 3; ++k) {
            *(u buff curr++) = *(unsigned int*)&coords[k*3 + 0];
            *(u buff curr++) = *(unsigned int*)&coords[k*3 + 1];
            *(u buff curr++) = *(unsigned int*)&coords[k*3 + 2];
         dma header.count += 3;
         byte count += 72;
```

```
}
      *u buff base = *(unsigned int *)&dma header; // Prepend the header.
     u_buff_base = (unsigned int*)byte_count;  // Pull double-duty
                                                   // as the buffer byte size.
     u fifo queue(fd, RasterFlush, 0);
     ioctl(fd, FIFO_FLUSH, 0);
     if(ioctl(fd, START DMA, &u buff base))
         die with message ("START DMA call to ioctl failed.");
  }
  u fifo queue(fd, RasterFlush, 0);
  ioctl(fd, FIFO FLUSH, 0);
  ioctl(fd, UNBIND DMA, 0);
int main(int argc, char **argv) {
  int fd, mode = 0;
  // Parse potential command-line argument.
  if(argc > 2) die with message("Invalid number of command-line arguments.");
  if(argc == 2) mode = atoi(argv[1]);
  // Open the character device.
  fd = open("/dev/kyouko3", O RDWR);
  if(fd < 0) die with message("Character device was unable to be opened.");
  // Run graphics commands.
  ioctl(fd, VMODE, GRAPHICS ON);
  if(mode == 0) fifo commands(fd);
                dma commands (fd);
  else
  sleep(3);
  ioctl(fd, VMODE, GRAPHICS OFF);
  close(fd);
// END OF USER CODE
```