




Saroj Bardewa & Conor O'Connell





/instructMem_Test/F_PC 16'h0000	16'h0001	16'h0002	16'h0003	16'h0006	i	16'h0001		16'h0009		
/instructMem_Test/Instr 32'h21310000	32'h21310001	32'h21310002	32'h21310003	32'h21310006	i	32'h21310001	j	32'h21310009		╛
7										
0+15 10	ns 20	ns 30	ns 40	ns 50 n	is 60	ns 70	ns 80	ns 90	ns 1	OC

Entity:instructMem\_Test Architecture: Date: Wed May 04 01:36:38 PDT 2016 Row: 1 Page: 1




**Figure: Data Memory Unit** 

```
/******************************
 * PURPOSE: Load and store of data
                        takes place on Data Memory
It is used for I-type of instruction.
 * INPUTS: Clock, Memory Write Enable, ALU Memory Address,
                        Write Data
 * OUTPUT: Stored Data
 * AUTHOR: Saroj Bardewa
 module dataMemory(CLK,writeEn,readEn,ALUMemAdd,writeDataM,readDataW);
parameter DATA BASE_ADD = $;  // Starting data base address
parameter OUFUDT_FILE_SIZE = 6;  // Depends on the number of output to write
parameter IN_BUS_WIDTH=01;  // Bits_of_Memory_accessed at a time
parameter ADDRESS_SIZE=10;  // Size_of_memory_bank
                                                          // Bits of Memory accessed at a time
// Size of memory bank
// that can be referenced by a Address size
      integer file; // that Can Dw awawaw
input CLK, writeEn,readEn;
input (IN_BUS_WIDTH-1:0) ALUMemAdd;
input (NEMONT_WIDTH-1:0) writeDataM; // 32bit data value
output reg sigmed (ENGONT_WIDTH-1:0) readDataM;
       /* At positive clock edge, if there is write enable, the module latches in the data 
* specified by the ALU memory address. If it is load, then the module reads out the 
* value stored at the particular register specified by the input address */
       reg signed (MEMORY_WIDTH-1:0] dataMemoryBank[0:ADDRESS_SIZE-1); //fof locations = ADDRESS_SIZE each with MEMORY_WIDTH size reg signed (MEMORY_WIDTH-1:0] outputMemoryBank[0:OUTPUT_FILE_SIZE];
       initial $readmemh("dataMemoryFile.txt",dataMemoryBank); //Read Memory Image initial file = $fopen("output.txt","x"); // Initially the file is empty
      //Write Data is clock synchronous
always@(posedge CLK, ALUMemAdd, writeEn, writeDataM, readEn)
begin
if(writeEn)
                            outputMemoryBank(ALUMemAdd) = writeDataM ; // Read F_PC = 0 --> first eight bits $fdisplay(file,outputMemoryBank(ALUMemAdd)); // Write the value to the file end
                     else if (readEn)
                            begin

readDataW = dataMemoryBank(ALUMemAdd+DATA_BASE_ADD); //Read from an address and output the data
$display("Read %d from the Address: %d",readDataW,ALUMemAdd);
                     else
$display("No Memory Access!");
                     end
```

endmodul



Entity:dataMem\_Test Architecture: Date: Sun May 08 16:29:08 PDT 2016 Row: 1 Page: 1