

## 1DT301 lab5

Songho Lee

Sarpreet Singh Buttar

October 7, 2016

# 1 Introduction

This report provides the solutions for the fifth laboratory of the course 1DT301, which is focusing on utilising of the LCD display (JHD202) and serial communication of STK600, and pointers for manipulating the SRAM memory.. For all tasks it is configured to run on the CPU oscillation rate of 1.8432MHz. It is due to our choice of UBRR as 47 (UBRR baud rate as 2400bps) and the provided initialisation sequence of display is configured to the same frequency rate.

## 2 Task 1

We are connecting the display on E port using 4-bit mode since it is easier to connect than 8 bit mode as it only requires to connect RS, E, D7, D6, D5 and D4 from the display to pinE on the STK600.

The programme is performing the initialisation sequence as provided on the section 12 of the JHD202C display which is including the wait sequence; subroutines for the initialising part is provided by Anders on the mymoodle. After initialising the display, we print % mark which is equivalent to 0b00100101. The code of the programme is presented below, and coming chart describes the process of initialisation of the display. The flowchart presented in task 1 is repeated on the whole tasks of the current lab; therefore the repeated part of the flowchart is not presented on the other flowcharts. Instead the process will be marked as "initialise display".

```
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
;      1DT301, Computer Technology I
;      Date: 2016-10-03
;      Author:
5 ;      Songho Lee
;      Sarpreet Singh
;
;
;      Lab number: 5
10 ;      Title: Task 1
;
;      Hardware: STK600, CPU ATmega2560, JHD202
;
;      Function: Display text on JHD202
15 ;
;      Input ports: None
;
;      Output ports: JHD2012 on PORTE.
;
20 ;      Subroutines: If applicable.
;      Included files: m2560def.inc
;                          Initialize display
;
;      Other information:
25 ;      Changes in program: (Description and date)
;
```



```

rcall write_char

loop:    nop
90      rjmp loop          ; loop forever

clr_disp:
      ldi Data, CLEAR          ; clr display
95      rcall write_cmd        ; send command
      rcall long_wait         ; wait min. 1.53 ms
      ret

; **
100 ; ** write char/command
; **

write_char:
      ldi RS, 0b00100000      ; RS = high
105      rjmp write
write_cmd:
      clr RS                  ; RS = low
write:
      mov Temp, Data          ; copy Data
110      andi Data, 0b11110000 ; mask out high nibble
      swap Data               ; swap nibbles
      or Data, RS              ; add register select
      rcall write_nibble      ; send high nibble
      mov Data, Temp          ; restore Data
115      andi Data, 0b00001111 ; mask out low nibble
      or Data, RS              ; add register select

write_nibble:
      rcall switch_output     ; Modify for display JHD202A, port E
120      nop                  ; wait 542nS
      sbi PORTE, 5            ; enable high, JHD202A
      nop
      nop                  ; wait 542nS
      cbi PORTE, 5            ; enable low, JHD202A
125      nop
      nop                  ; wait 542nS
      ret

; **
130 ; ** busy_wait loop
; **

short_wait:
      clr zh                  ; approx 50 us
      ldi zl, 30
135      rjmp wait_loop
long_wait:
      ldi zh, HIGH(1000)      ; approx 2 ms
      ldi zl, LOW(1000)
      rjmp wait_loop
140 dbnc_wait:
      ldi zh, HIGH(4600)      ; approx 10 ms
      ldi zl, LOW(4600)
      rjmp wait_loop
power_up_wait:
145      ldi zh, HIGH(9000)      ; approx 20 ms
      ldi zl, LOW(9000)

```

```

wait_loop:
    sbiw z, 1                ; 2 cycles
150    brne wait_loop        ; 2 cycles
    ret

; **
155 ; ** modify output signal to fit LCD JHD202A, connected to port E
; **

switch_output:
    push Temp
160    clr Temp
    sbrc Data, 0            ; D4 = 1?
    ori Temp, 0b00000100    ; Set pin 2
    sbrc Data, 1            ; D5 = 1?
    ori Temp, 0b00001000    ; Set pin 3
165    sbrc Data, 2            ; D6 = 1?
    ori Temp, 0b00000001    ; Set pin 0
    sbrc Data, 3            ; D7 = 1?
    ori Temp, 0b00000010    ; Set pin 1
    sbrc Data, 4            ; E = 1?
170    ori Temp, 0b00100000    ; Set pin 5
    sbrc Data, 5            ; RS = 1?
    ori Temp, 0b10000000    ; Set pin 7 (wrong in previous version)
    out porte, Temp
    pop Temp
175    ret

```




Figure 1: Flowchart of task 1

### 3 Task 2

An Electric bingo generator is created in this task. Hereby bingo generator refers to a programme which creates a random integer which ranges between 1 and 75. However, we do not have pure random function on the commands of ATmega CPU and therefore it is going to use similar mechanism on the previous second lab which was to generate in accordance with the time differences of durations when switches are pressed. However, unlike the second lab, responses of switch inputs are now handled by external interrupt. Furthermore, number which need to be generated exceeds 9, which means that it is displayed in two digits. The display takes only one char per input and therefore it is required to divide two digits integer into two chars. For example integer 10 needs to be presented 1 and 0 respectively. Thus it is decided to hold two separate integers for those under 10 and 10's decimal holder. Code for the programme is presented below, and flowchart of the programme follows.

[illegible]

```

reset:

50      ldi Temp, HIGH(RAMEND)    ; Temp = high byte of ramend address
      out SPH, Temp              ; sph = Temp
      ldi Temp, LOW(RAMEND)     ; Temp = low byte of ramend address
      out SPL, Temp              ; spl = Temp

55      ser Temp                  ; r16 = 0b11111111
      out DDRE, Temp             ; port E = outputs ( Display JHD202A)
      clr Temp                   ; r16 = 0
      out PORTE, Temp

60      ; **
      ; ** init_display
      ; **
init_disp:
65      rcall power_up_wait       ; wait for display to power up

      ldi Data, BITMODE4         ; 4-bit operation
      rcall write_nibble         ; (in 8-bit mode)
      rcall short_wait           ; wait min. 39 us

70

      ldi Data, DISPCTRL         ; disp. on, blink on, curs. On
      rcall write_cmd             ; send command
      rcall short_wait           ; wait min. 39 us

75      ;; Enable interrupt for SW1
      ldi temp, 0b10
      out EIMSK, temp
      ldi temp, 0b1000
80      sts EICRA, temp

      sei ;Enable global interrupt

      rcall clr_disp
85      loop:

      rjmp loop                  ; loop forever

90      ;*****SUB ROUTINES*****
      clr_disp:
      ldi Data, CLEAR            ; clr display
      rcall write_cmd            ; send command
      rcall long_wait            ; wait min. 1.53 ms
95      ret

      ; **
      ; ** write char/command
      ; **

100     write_char:
      ldi RS, 0b00100000        ; RS = high
      rjmp write
      write_cmd:
105     clr RS                    ; RS = low
      write:
      mov Temp, Data             ; copy Data

```

```

    andi Data, 0b11110000    ; mask out high nibble
    swap Data                ; swap nibbles
110    or Data, RS              ; add register select
    rcall write_nibble       ; send high nibble
    mov Data, Temp           ; restore Data
    andi Data, 0b00001111    ; mask out low nibble
    or Data, RS              ; add register select
115
write_nibble:
    rcall switch_output      ; Modify for display JHD202A, port E
    nop                      ; wait 542nS
    sbi PORTE, 5             ; enable high, JHD202A
120    nop
    nop                      ; wait 542nS
    cbi PORTE, 5             ; enable low, JHD202A
    nop
    nop                      ; wait 542nS
125    ret

; **
; ** busy_wait loop
; **
130 short_wait:
    clr zh                   ; approx 50 us
    ldi zl, 30
    rjmp wait_loop
long_wait:
135    ldi zh, HIGH(1000)      ; approx 2 ms
    ldi zl, LOW(1000)
    rjmp wait_loop
dbnc_wait:
    ldi zh, HIGH(4600)       ; approx 10 ms
140    ldi zl, LOW(4600)
    rjmp wait_loop
power_up_wait:
    ldi zh, HIGH(9000)       ; approx 20 ms
    ldi zl, LOW(9000)
145
wait_loop:
    sbiw z, 1                ; 2 cycles
    brne wait_loop          ; 2 cycles
    ret
150

; **
; ** modify output signal to fit LCD JHD202A, connected to port E
; **
155
switch_output:
    push Temp
    clr Temp
    sbrc Data, 0              ; D4 = 1?
160    ori Temp, 0b00000100    ; Set pin 2
    sbrc Data, 1              ; D5 = 1?
    ori Temp, 0b00001000     ; Set pin 3
    sbrc Data, 2              ; D6 = 1?
    ori Temp, 0b00000001     ; Set pin 0
165    sbrc Data, 3              ; D7 = 1?
    ori Temp, 0b00000010     ; Set pin 1
    sbrc Data, 4              ; E = 1?

```



```

    ori Temp, 0b00100000    ; Set pin 5
    sbrc Data, 5             ; RS = 1?
170    ori Temp, 0b10000000    ; Set pin 7 (wrong in previous version)
    out porte, Temp
    pop Temp
    ret

175 generate_random:
    push temp

    reset_Bingo:
    ldi BINGO_big, 0
180    ldi BINGO_lit, 1

    increase:
    ;    Listen if switch has released.
    in temp, pinD
185    cpi temp, 0xFF
    breq quit

    ;    Increase Bingo
    inc BINGO_lit
190

    ;    replace 10 in little to big
    ;    to update decimal holder.

    cpi BINGO_lit, 10
195    brne compare_bing
    inc Bingo_big
    ldi Bingo_lit, 0

    compare_bing:
200    cpi BINGO_big, 7
    brne increase
    cpi BINGO_lit, 6
    breq reset_Bingo

205    rjmp increase
    quit:

    rcall clr_disp
    rcall short_wait

210    ;    Write bingo on LCD
    mov Data, bingo_big
    ldi temp, 0b00110000
    add Data, temp

215    rcall write_char
    mov Data, bingo_lit
    ldi temp, 0b00110000
    add Data, temp

220    rcall short_wait
    rcall write_char

    pop temp
    reti

```





```

75      rcall write_nibble      ; (in 8-bit mode)
      rcall short_wait        ; wait min. 39 us

      ldi Data, DISPCTRL      ; disp. on, blink on, curs. On
80      rcall write_cmd        ; send command
      rcall short_wait        ; wait min. 39 us

sei      ;Enable global interrupt

85      rcall clr_disp
loop:

      rjmp loop                ; loop forever

90      ;*****SUB ROUTINES*****
clr_disp:
      ldi Data, CLEAR          ; clr display
      rcall write_cmd          ; send command
95      rcall long_wait         ; wait min. 1.53 ms
      ret

; **
; ** write char/command
100 ; **

write_char:
      ldi RS, 0b00100000      ; RS = high
      rjmp write
105 write_cmd:
      clr RS                  ; RS = low
write:
      mov Temp, Data          ; copy Data
      andi Data, 0b11110000   ; mask out high nibble
110      swap Data              ; swap nibbles
      or Data, RS              ; add register select
      rcall write_nibble      ; send high nibble
      mov Data, Temp          ; restore Data
      andi Data, 0b00001111   ; mask out low nibble
115      or Data, RS            ; add register select

write_nibble:
      rcall switch_output     ; Modify for display JHD202A, port E
      nop                     ; wait 542nS
120      sbi PORTE, 5           ; enable high, JHD202A
      nop
      nop                     ; wait 542nS
      cbi PORTE, 5            ; enable low, JHD202A
      nop
125      nop                     ; wait 542nS
      ret

; **
; ** busy_wait loop
130 ; **
short_wait:
      clr zh                  ; approx 50 us
      ldi zl, 30
      rjmp wait_loop

```

```

135 long_wait:
    ldi zh, HIGH(1000)      ; approx 2 ms
    ldi zl, LOW(1000)
    rjmp wait_loop
dbnc_wait:
140    ldi zh, HIGH(4600)    ; approx 10 ms
    ldi zl, LOW(4600)
    rjmp wait_loop
power_up_wait:
    ldi zh, HIGH(9000)     ; approx 20 ms
145    ldi zl, LOW(9000)

wait_loop:
    sbiw z, 1              ; 2 cycles
    brne wait_loop        ; 2 cycles
150    ret

; **
; ** modify output signal to fit LCD JHD202A, connected to port E
155 ; **

switch_output:
    push Temp
    clr Temp
160    sbrc Data, 0          ; D4 = 1?
    ori Temp, 0b00000100   ; Set pin 2
    sbrc Data, 1          ; D5 = 1?
    ori Temp, 0b00001000   ; Set pin 3
    sbrc Data, 2          ; D6 = 1?
165    ori Temp, 0b00000001   ; Set pin 0
    sbrc Data, 3          ; D7 = 1?
    ori Temp, 0b00000010   ; Set pin 1
    sbrc Data, 4          ; E = 1?
    ori Temp, 0b00100000   ; Set pin 5
170    sbrc Data, 5          ; RS = 1?
    ori Temp, 0b10000000   ; Set pin 7 (wrong in previous version)
    out porte, Temp
    pop Temp
    ret
175

readChar:
    lds temp_usart, UCSR1A
    lds Data, UDR1
    rcall outLCD
180    reti

outLCD:
    rcall write_char
    ret

```





```

    ;; Enable interrupt for USART
    ldi temp, UBRR_choice
    sts UBRR1L, temp
75    ldi temp, (1<<TXEN1) | (1<<RXEN1) | (1<<RXCIE1)
    sts UCSR1B, temp

    ;; Enable interrupt for SW0
    ldi temp, 0b1
80    out EIMSK, temp
    ldi temp, 0b10
    sts EICRA, temp

85    ; **
    ; ** init_display
    ; **
init_disp:
    rcall power_up_wait        ; wait for display to power up
90
    ldi Data, BITMODE4        ; 4-bit operation
    rcall write_nibble        ; (in 8-bit mode)
    rcall short_wait          ; wait min. 39 us

95
    ldi Data, DISPCTRL        ; disp. on, blink on, curs. On
    rcall write_cmd           ; send command
    rcall short_wait          ; wait min. 39 us

100 sei ;Enable global interrupt

    ldi YH, HIGH(OURMEMORY)
    ldi YL, LOW(OURMEMORY)

105    ldi XH, HIGH(OURMEMORY)
    ldi XL, LOW(OURMEMORY)

    mov PL1H, XH
    mov PL1L, XL
110    mov PL2H, XH
    mov PL2L, XL

    rcall clr_disp

115
loop:

    rjmp loop                ; loop forever

120
;*****SUB ROUTINES*****
clr_disp:
    ldi Data, CLEAR          ; clr display
    rcall write_cmd          ; send command
125    rcall long_wait         ; wait min. 1.53 ms
    ret

    ; **
    ; ** write char/command
130    ; **

```



```

write_char:
    ldi RS, 0b00100000    ; RS = high
    rjmp write
135 write_cmd:
    clr RS                ; RS = low
write:
    mov Temp, Data        ; copy Data
    andi Data, 0b11110000 ; mask out high nibble
140 swap Data              ; swap nibbles
    or Data, RS            ; add register select
    rcall write_nibble    ; send high nibble
    mov Data, Temp        ; restore Data
    andi Data, 0b00001111 ; mask out low nibble
145 or Data, RS            ; add register select

write_nibble:
    rcall switch_output    ; Modify for display JHD202A, port E
    nop                    ; wait 542nS
150 sbi PORTE, 5            ; enable high, JHD202A
    nop
    nop                    ; wait 542nS
    cbi PORTE, 5            ; enable low, JHD202A
    nop
155 nop                    ; wait 542nS
    ret

; **
; ** busy_wait loop
; **
160 short_wait:
    clr zh                ; approx 50 us
    ldi zl, 30
    rjmp wait_loop
165 long_wait:
    ldi zh, HIGH(1000)    ; approx 2 ms
    ldi zl, LOW(1000)
    rjmp wait_loop
dbnc_wait:
170 ldi zh, HIGH(4600)    ; approx 10 ms
    ldi zl, LOW(4600)
    rjmp wait_loop
power_up_wait:
    ldi zh, HIGH(9000)    ; approx 20 ms
175 ldi zl, LOW(9000)

wait_loop:
    sbiw z, 1              ; 2 cycles
    brne wait_loop        ; 2 cycles
180 ret

; **
; ** modify output signal to fit LCD JHD202A, connected to port E
; **
185 switch_output:
    push Temp
    clr Temp
190 sbrc Data, 0            ; D4 = 1?
    ori Temp, 0b00000100 ; Set pin 2

```

```

195 sbrc Data, 1 ; D5 = 1?
ori Temp, 0b00001000 ; Set pin 3
sbrc Data, 2 ; D6 = 1?
200 ori Temp, 0b00000001 ; Set pin 0
sbrc Data, 3 ; D7 = 1?
ori Temp, 0b00000010 ; Set pin 1
sbrc Data, 4 ; E = 1?
ori Temp, 0b00100000 ; Set pin 5
205 sbrc Data, 5
; RS = 1?
ori Temp, 0b10000000 ; Set pin 7 (wrong in previous version)
out porte, Temp
pop Temp
210 ret

readChar:
lds temp_usart, UCSR1A
lds Data, UDR1
215 st Y+, data
reti

customDelay:
220 push temp
ldi temp, 1

customloop1:
inc temp
rcall power_up_wait
cpi temp, 100
brne customloop1

225 ldi temp, 1
customloop2:

inc temp
rcall power_up_wait
230 cpi temp, 100
brne customloop2

ldi temp, 1
customloop3:
235 inc temp
rcall dbnc_wait
cpi temp, 100
brne customloop3

240 pop temp

ret

245 printonline:
;COMPARE BEFORE IT GETS MEMORY OUT OF BOUNDARY
cp YH, XH
brne doprint
250 cp YL, XL
breq stopprinting

```

```

ld data, X+
255 cpi Data, 13 ;New line sequence
breq stopprinting

doprint:
rcall write_char
rjmp printoneline
260 stopprinting: nop
ret

outLCD:

265 rcall printoneline ;PRINT LINE ONE
rcall customdelay

ldi R24, 0
lcdloop:
270 inc R24
;;;;;;;;;;;;;
rcall clr_disp
rcall printoneline ;PRINT current line

275 ;
mov PL2H, XH
mov PL2L, XL

;NEW LINE
280 ldi data, 0xA8
rcall write_cmd
rcall long_wait
;END NEW LINE

285 mov xh, PL1H
mov XL, PL1L
rcall printoneline ;PRINT previous line
mov PL1H, XH
mov PL1L, XL
290 mov XH, PL2H
mov XL, PL2L
rcall customdelay

cpi R24, 3
295 brne lcdloop


quitlcd:
rcall clr_disp

300 ldi XH, HIGH(OURMEMORY)
ldi XL, LOW(OURMEMORY)

mov PL1H, XH
mov PL1L, XL
305 mov PL2H, XH
mov PL2L, XL

rjmp outLCD
reti

```



20  
Figure 4: Flowchart of task 4