COL380

Introduction to Parallel & Distributed Programming

OpenMP Threads & Tasks

- Tasks are a software construct
 - → Have execution context: stack, heap, PC...
 - → To be executed by some "device"
- In OpenMP tasks are not directly scheduled on hardware devices
 - → It instead uses the intermediate construct "Thread"
 - Threads are (can be) scheduled by the OS

- #pragma omp parallel
 #pragma omp single
 #pragma omp task
 processAB(a, b, n);
- User-space code schedules/assigns tasks to threads

Sharing and Racing

```
void loop(int &a, int n)
    for(int i=0; i<n; i += 3)
       a++;
int a = 0, n = 10;
#pragma omp parallel
   loop(a, n);
```

- → Operation are not instantaneous: -
- Such an operation can becomes visible to different threads are different times
- apparent order of operations may not be consistent
- Even consistent operations can be concurrent (vary from execution to execution)
- → Program must remain correct no matter the order

Data race: Concurrent RW or WW operations

Race condition: If variable order of concurrent operations affects correctness

Share Occasionally

```
void loop(int &a, int n)
    for(int i=0; i< n; i+=3)
       a++;
           (Rd a; Add1; Wr a)
int a = 0, n = 10;
#pragma omp parallel
   loop(a, n);
```

```
(%rdi), %eax
  movl
  addl
        $1, %eax
         $0, %edx
  mov
         %eax, %ecx
_3: (mov
        $3, %edx
  addl
  addl
        $1, %eax
       %edx, %esi
  cmpl
        .L3
         %ecx, (%rdi)
  movl
```

Share Occasionally

```
void loop(volatile int &a, int n)
    for(int i=0; i< n; i+=3)
       a++;
            (Rd a; Add1; Wr a)
int a = 0, n = 10;
#pragma omp parallel
   loop(a, n);
```

```
(%rdi), %eax
   movl
   addl
          $1, %eax
          $0, %edx
   movl
          %eax, %ecx
.L3:(movl
          $3, %edx
   addl
   addl
         $1, %eax
          %edx, %esi
   cmpl
         .L3
          %ecx, (%rdi)
   movl
```

```
.L3: movl (%rdi), %eax addl $1, %eax movl %eax, (%rdi) addl $3, %edx cmpl %edx, %esi jg .L3 ret
```

Share Occasionally

```
void loop(volatile int &a, int n)
    for(int i=0; i<n; i += 3)
            (Rd a; Add1; Wr a)
int a = 0, n = 10;
#pragma omp parallel
   loop(a, n);
```

```
(%rdi), %eax
   movl
   addl
          $1, %eax
          $0, %edx
   movl
          %eax, %ecx
.L3:(movl
          $3, %edx
   addl
   addl
          $1, %eax
          %edx, %esi
   cmpl
          .L3
          %ecx, (%rdi)
   movl
```

```
.L3: movl (%rdi), %eax addl $1, %eax movl %eax, (%rdi) addl $3, %edx cmpl %edx, %esi jg .L3 ret
```

```
var = val need not be "seen"
or, need not be "atomically" seen
```

Atomic = "Not divisible" (with respect to a set of operations)




- · Register size?
- · Limit on the number of readers and writers?
- Asynchronous reads and writes
 - → Global knowledge of 'time?'



- Register size?
- · Limit on the number of readers and writers?
- Asynchronous reads and writes
 - → Global knowledge of 'time?'
- * What is the value read? (Correctness)

"Most recent Write"



- · Register size?
- · Limit on the number of readers and writers?
- Asynchronous reads and writes
 - → Global knowledge of 'time?'
- * What is the value read? (Correctness)
- Increasing power ⇒ reducing performance



- Register size?
- Limit on the number of readers and writers?
- Asynchronous reads and writes
 - → Global knowledge of 'time?'
- * What is the value read? (Correctness)
- Increasing power ⇒ reducing performance

Same ideas apply to higher level data structures



- Operations appear to take global effect at some instant
 - → between their start and end
- If there is no overlap ordering is well defined (knowledge of global time)

```
Thread A \frac{A_1}{B_1} \frac{A_2}{B_2} Thread C \frac{B_1}{C_2} \frac{B_2}{C_3}
```

- Operations appear to take global effect at some instant
 - between their start and end
- → If there is no overlap) ordering is well defined (knowledge of global time)

```
Thread A
Thread B
Thread C
```

Equivalent sequential history S exists: At Ct Bt C2 B2 C3 A2



- Operations appear to take global effect at some instant
 - → between their start and end
- If there is no overlap ordering is well defined (knowledge of global time)

```
Thread A
Thread B
Thread C

A<sub>1</sub>

B<sub>2</sub>

C<sub>3</sub>

A<sub>2</sub>

C<sub>3</sub>

A<sub>1</sub>

A<sub>2</sub>

B<sub>2</sub>

C<sub>3</sub>

A<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

A<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

A<sub>2</sub>

C<sub>3</sub>

A<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

A<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>3</sub>

A<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>4</sub>

C<sub>7</sub>

C<sub>8</sub>

C<sub>8</sub>

C<sub>8</sub>

C<sub>9</sub>

C<sub>9</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>4</sub>

C<sub>7</sub>

C<sub>8</sub>

C<sub>8</sub>

C<sub>9</sub>

C<sub>9</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>7</sub>

C<sub>8</sub>

C<sub>8</sub>

C<sub>9</sub>

C<sub>9</sub>

C<sub>9</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>1</sub>

C<sub>2</sub>

C<sub>3</sub>

C<sub>4</sub>

C<sub>4</sub>

C<sub>4</sub>

C<sub>4</sub>

C<sub>7</sub>


C<sub>8</sub>

C<sub></sub>
```

Equivalent sequential history S exists: C1 A1 B1 C2 B2 C3 A2


- Operations appear to take global effect at some instant
 - → between their start and end

If there is no overlap ordering is well defined (knowledge of global time)



Equivalent sequential history S exists: C1 A1 B1 C2 B2 C3 A2

- Operations appear to take global effect at some instant
 - → between their start and end
- If there is no overlap ordering is well defined (knowledge of global time)




Equivalent sequential history S exists: C1



- 1. Got the result S would get
- 2. No thread's history is violated in S
- 3. Non-overlapping operations retain order in S

- Operations appear to take global effect at some instant
 - between their start and end
- If there is no overlap ordering is well defined (knowledge of global time)



Equivalent sequential history S exists: C1



Linearizability is Composable


- 1. Got the result S would get
- 2. No thread's history is violated in S
- 3. Non-overlapping operations retain order in S

- Operations appear to take global effect at some instant
 - between their start and end


Linearizability is Composable

If there is no overlap) ordering is well defined (knowledge of

global time)



Equivalent sequential history S exists: C1



- 1. Got the result S would get
- 2. No thread's history is violated in S
- 3. Non-overlapping operations retain order in S


What if we cannot tell what overlaps what

- Operations appear to take global effect at some instant
 - → between their start and end
- If there is no overlap ordering is well defined (knowledge of global time)

Strict Consistency:

Operations are instantaneous

Directly gives sequential order



Equivalent sequential history S exists: C1



- 1. Got the result S would get
- 2. No thread's history is violated in S
- 3. Non-overlapping operations retain order in S What if we cannot tell what overlaps what

Linearizability is Composable

Types of Registers

- Linearizable registers
 - → SRSW 1-bit safe register
 - → MRMW n-bit atomic linearizable register
- Sequentially consistent registers
- Causally consistent registers
- FIFO consistent registers
- Weakly consistent registers

Can build shared registers with high guarantee using ones with low guarantee

Can enforce order between read/write using shared registers (general synchronization)