COL380

Introduction to Parallel & Distributed Programming 2-0-2

Subodh Kumar

Programming Test:

Wednesday, April 23 5-6pm

Resources

HPC

- → Login nodes (ssh <u>hpc.iitd.ac.in</u>) * set up password-less login *
- → Use PBS to submit jobs
- → module add compiler/gcc/11.2/openmpi/4.1.6 (also see: module list)
- → https://supercomputing.iitd.ac.in
- · css

- \$ amgr login
- \$ amgr checkbalance project -n col380.subodh.course

- → ssh <u>css.cse.iitd.ac.in</u>
- · perf, OpenMP, MPI, Cuda (Others)

OS Basics/Review

- Process & thread
 - → Scheduling, Context-switching and concurrency
 - → User space, Kernel space
 - → System calls
- Address space & Name space
- Virtual Memory
 - → Caches
- Synchronization

- ◆ Shell (bash)
- time
- → PMU (perf)
- ◆ Context switch
 - and scheduling
- ◆ System calls
- ◆ Interrupts

```
code.cpp:
```

```
int turn = 0;
void handler(int sig) { turn = !turn; alarm(1); }
void func1() {
  static int i = 0;
  while(i < many1) {</pre>
     if(\underline{turn} == 0) funco();
     else dothing1(i++);
  turn = 0; alarm(0);
void func0() {
  static int i = 0;
  while(i < many0) {</pre>
     if(\underline{turn} == 1) func1();
     else dothing0(i++);
  turn = 1; alarm(0);
```

Process, Thread

```
signal(SIGALRM, handler); alarm(1);
```

```
g++ code.cpp -o exe
./exe &
./exe &
```

```
code.cpp:
```

```
int turn = 0;
void handler(int sig) { turn = !turn; alarm(1); }
void func1() {
  static int i = 0;
  while(i < many1) {</pre>
     if(\underline{turn} == 0) funco();
     else dothing1(i++);
  turn = 0; alarm(0);
void func0() {
  static int i = 0;
  while(i < many0) {
     if(turn == 1) func1();
     else dothingO(i++);
  turn = 1; alarm(0);
```

Process, Thread

```
signal(SIGALRM, handler); alarm(1);
```

```
g++ code.cpp -o exe
./exe
```

First Parallel Program

```
float dot(float *a, float *b, int n)
  int i;
  float s0=0, s1=0, s2=0, s3=0;
  for(i=0; i<n/4*4; i+=4)
     s0 += a[i]*b[i];
     s1 += a[i+1]*b[i+1];
                                 vaddps (%rdi), %zmm1, %zmm0
     s2 += a[i+2]*b[i+2];
     s3 += a[i+3]*b[i+3];
                                      Single Vector Instruction
  for(; i<n; i++)
     s0 += a[i]*b[i];
  return s0+s1+s2+s3;
```

Code Execution

```
float dot(float *a, float *b, int n)
{
   int i;
   float s0=0;
   for(i=0; i<n; i++)
      s0 += a[i]*b[i];
   return s0;
}</pre>
```

```
// n == 0? (rdx)
test %rdx,%rdx
                           // exit if O
   29 < dot + 0x29 > 0
                           //i = 0 (eax/rax)
     $0x0,%eax
mov
movss (%rdi,%rax,4),%xmm0 // a[i] -> tmp (xmm0)
                         // mul b[i] to tmp (xmm0)
mulss (%rsi,%rax,4),%xmm0
                           // add tmp to s0
addss %xmm0,%xmm1
                         // i += 1 (rax)
add $0x1,%rax
                          // i == n? (rdx)
cmp %rax,%rdx
    e < dot + 0xe >
                           // loop if ne
                           // s0-> xmm0
movaps %xmm1,%xmm0
                           // return (answer in xmm0)
retq
                           // s0 = 0 (xmm1)
pxor %xmm1,%xmm1
     25 <dot+0x25>
                           // goto exit point
```

Code Execution

```
float dot(float *a, float *b, int n)
  int i;
  float s0=0;
  for(i=0; i< n; i++)
     s0 += a[i]*b[i];
   return s0;
```

What's in %rdi?

Virtual address of "a"

- 1. translate to physical
- 2. request memory controller

Goes through cache hierarchy

Indeterminate latency:


blocks subsequent instructions

i not read/written (from memory)

```
// n == 0? (rdx)
    test %rdx,%rdx
        29 < dot + 0 \times 29 > 0
                                  // exit if O
                                  //i = 0 (eax/rax)
          $0x0,%eax
    mov
                                 Compiler may swap:
          %xmm1,%xmm1
    pxor
                                  movss (%rsi,%rax,4),%xmm0
    movss (%rdi,%rax,4),%xmm0
    mulss (%rsi,%rax,4),%xmm0 🜙
                                   mulss (%rdi,%rax,4),%xmm0
    addss %xmm0,%xmm1
                               Architecture may co-issue/swap:
    add
          $0x1,%rax
                                      $0x1,%rax
                                 add
          %rax,%rdx
    cmp
                                 addss %xmm0,%xmm1
         e < dot + 0xe >
25.
    movaps %xmm1,%xmm0
                                  // s0-> xmm0
                                 // return (answer in xmm0)
    retq
    pxor %xmm1,%xmm1
                                 // s0 = 0 (xmm1)
          25 <dot+0x25>
                                 // goto exit point
    Jmp
```


Execution Steps

movss (%rdi,%rax,4),%xmm0




Execution Steps

movss (%rdi,%rax,4),%xmm0



Execution Steps


movss (%rdi,%rax,4),%xmm0



- much
- · Accessing variables is 'slower' than computing
- Memory sizes are often sufficient
 - → Particularly, when distributed among many nodes
 - Out-of-core computation needed sometimes (we won't focus)
- Caches are small
 - → Not very helpful if traversing large swaths of memory
 - → But, mind the line
 - And, prefetching is prevalent
 - → Beware of sharing across caches, particularly false-sharing

Cache Example

```
for(int i=0; i<n; i++) {
                                       for(int i=0; i<n; i++) {
    a[i] = b[i] + c[i];
                                          a[i] = b[i] + c[i];
                             VS
                                          d[i] = e[i] + f[i];
 for(int i=0; i<n; i++) {
   d[i] = e[i] + f[i];
for(int i=0; i<N; i++)
                                    for(int i=0; i<N*STEP; i++) {
   d[i] = x;
                                        d[(i*STEP)] = x;
```





```
for (int i = 0; i < N; i++)


for (int j = 0; j < N; j++)


for (int k = 0; k < N; k++)

c[i][j] += a[i][k]*b[k][j];
```











```
for (int i = 0; i < N; i++)


for (int k = 0; k < N; k++)


for (int j = 0; j < N; j++)

c[i][j] += a[i][k]*b[k][j];
```











```
for (int i = 0; i < N; i++)


for (int k = 0; k < N; k++)


for (int j = 0; j < N; j++)

c[i][j] += a[i][k]*b[k][j];
```









```
for (int i = 0; i < N; i++)

for (int k = 0; k < N; k++)

for (int j = 0; j < N; j++)

c[i][j] += a[i][k]*b[k][j];
```

Multiple Caches

- Coherent caches
 - → Writes in on cache are updated in all cache copies
- Caches operate on line granularity
 - To write one item, may need to update the other items first



OS Basics

Process, Threads, Address space, Context, System call overheads

Role of compilers and Architecture

- → Code elimination, Memory operation elimination
- → Parallel, Pipelined, Out-of-order execution

Memory Bottlenecks

- → Virtual address + caches, Memory latency
- → Cache lines, cache consistency, false sharing


Performance measurement

Parallel & Distributed

- Multiple Interacting (Sequential) Executions
 - → May or may not share a common clock
 - → May or may not directly share a common state
 - e.g., variables, OS
 - State may be distributed among 'agents'
 - Inevitably have transient periods when they are 'out of sync'

Threads of Execution

Threads of Execution



Threads of Execution: Instructions executed in order

Parallel vs Distributed

Parallel


→ Focus on doing many things at the same time

Distributed

→ How the multiple things interact with each other

Concurrent

→ Not ordered



Parallelize Version 0

Compiler flag

- → gcc -O2 -ftree-vectorize ### -mavx512f -fopt-info-vec-optimized
- → Or, gcc -03

Embarrassingly Parallel

- → Subdivide work in p equal parts, given p processors
- → forall i in [0,p)
 - Do Workpart(i)

Parallelize Version 0

Compiler flag

- ⇒ gcc -O2 -ftree-vectorize ### -mavx512f -fopt-info-vec-optimized
- → Or, gcc -03

Embarrassingly Parallel

- → Subdivide work in p equal parts, given p procedo
- → forall i in [0,p)
 - Do Workpart(i)

```
x = [W(i) for i in range(p)]
```

```
make -j
#!/bin/bash
for ((i=0; i< $count; i++));
do
    grep $pattern file$i &
done
```

Are files read in parallel?

```
#include <omp.h>

#pragma omp parallel // num_threads(8)
{
    tid = omp_get_thread_num();
    dowork(input, tid);
}
```

> g++ file.c -fopenmp

Why Parallel

- Can't clock faster ⇒ Do more per clock
 - → Execute many simple instructions on many cores
 - → Simpler operations are more general
 - Complex operations require hardware coordination across the chip

Significant software orchestration

- Not just compute more things
 - → Focus may be needed on parallelizing data access (Memory, IO)
 - → Multiple processors can access memory in parallel, disrupt caches


Supercomputing?

~ 40 years ago



The New York Times

India and U.S. Agree On Supercomputer Sale









By Steven R. Weisman, Special To the New York Times
Oct. 9, 1987



4x 64-bit Vector processor, ~117 MHz ~400 MFLOPS (peak)
128 MB RAM
(USD 20 MILLION)



Moore's Law



Moore's Law

Supercomputer

El Capitan



"Fastest non-distributed computer"

[HPL Rmax ~2EF: 17420000000000000000]

Nodes: 11K

Cores: 11 mil (96c CPU, 4x GPU/node)

Memory: 5.5 PB of Main memory

Interconnect: Multi-200 Gb/s port Slingshot


Racks: 87 cabinets

Space: 7500 SqFt

Power consumption: 30 MW

Supercomputer

El Capitan



Arm CPU (Grace)

144 core CPU (has vector processing)

Peak Flops: 7.1TF (DP)

Memory BW: 1 TB/s

Intel CPU (Granite Rapid)

2 GHz x128 cores (~16 TFlop)

+ 2x AVX-512 FMA units

Maximum Memory Speed: 8.8 GHz

Memory Channels: 12

Memory bandwidth: ~800 GB/s

11 mil (96c CPU, 4x GPU/node)

ry: 5.5 PB of Main memory

nnect: Multi-200 Gb/s port Slingshot

ks: 87 cabinets

pace: 7500 SqFt

Nvidia GPU (H100)

16896+ FP32 Cores: 34 TF (DP)

989 TF (FP16) with Tensor Core

GPU Memory Bandwidth: 3.35 TB/s

Network: NVLink 900 GB/s