

MicroController

single chip (soc) → system on chip

RISC - Reduced Instruction set Computer

CISC - Complex Instruction set Computer

RISC

CISC

- 1) Fixed instruction size
Size always same
x86 can be 1, 2, 3 or even 5 bytes
- 2) Large number of registers
All RISC CPUs have 32 or 16 registers.
- 3) It employs load store architecture.
- 4) Small Instruction set
Complex instructions can be performed directly
- 5) 99% instruction in one clock cycle
More Variance
- 6) Harvard Architecture
Von Neumann Architecture


$I/O/M = 1 \} \text{Memory will decide}$

$I/O/M = 0 \} I/O \text{ will decide}$

papergrid
Date: / /

→ CISC
I/O mapped I/O (Isolated I/O) - In which we have common data bus for I/O but and memory but separate read and write control lines for I/O
→ RISC

Memory Mapped I/O - Every bus is common due to which the same set of instructions work for memory and I/O.



↳ To decide R/W from memory

Drawback : memory space reduced

ARM (Advanced Risc Machine)

Bits - 31 30 29 28

N Z C V

↓ ↓ ↓ ↓ For signed operations to
Sign zero carry overflow flag identify false - n.

CPSR - Current program status register (Flag in 8086)

Program Counter - Points to next instruction in memory

Stack Pointer - Points at top of stack.

Return Address of function stored in link register

When

Addressing Modes

1) Register - The way in which an operand is specified in an instruction called Addressing Mode.

1) Register - $MOV R_0, R_1$

* Designed for
op. defined

2) Immediate - $MOV R_0, \#1$ → constant embedded in instruction

3) Register Indirect - $LDR R_0, [R_1]$ → Load

$STR R_0, [R_1]$ → Store

4) Indexed → extended version of Register indirect

R_0 gets value at address (R_1) → Pointer

STR - Store Register → store R_0 at $[R_1]$ location

LDR - Load Register

Indexed Addressing Mode	Syntax	Pointing Location in memory	R/M content after exec
-------------------------	--------	-----------------------------	------------------------

1) Preindex $LDR Rd, [Rm, #k]$ $Rm + \#k$ Rm

2) Preindex with write back $LDR Rd, [Rm, #k]$ $Rm + \#k$ $Rm + \#k$

3) Postindex $LDR Rd, [Rm], \#k$ Rm $Rm + \#k$

$\#k$ can be signed value b/w -4095 to 4095

Endianness - The order of bytes within a word of digital data stored in computer memory

Two types:

i) Little-Endian (LE) \rightarrow Byte

- System stores LSB bit in lower memory address
- both LE and BE

Ex: Intel, ARM (Exception-M₃, M₄, default-LE)

ii) Big Endian - stores LSB in greatest memory address

Ex: Motorola $\xrightarrow{\text{Byte}}$

Endianness is relevant when data is stored as word and accessed in smaller quantities

Ex:

no =	0x	11	22	33	44
		24 ₅	16 ₄	8 ₃	0 ₂
		11	22	33	44

str no,[11]

31

11	22	33	44
			0

LE

31

00	00	00	44
			0

Bit
Byte

LDRB r₂, [r₁] BE

44	33	22	11
			0

00	00	00	11
			0

Move Instruction:

MOV: Move Data - only N and Z flag affected

MOVW: Word data to lower 16 bits

MOVT: word to & upper 16 bits

MVN: Move ~~not~~ NOT of the value to register

MSR: Move data from General Purpose to Special function

MRS: Move special function to general purpose.

MOV R1, #0xF = AOS, flags not updated
→ Denotes constant value
→ Format: $\#$ ^{Home} _{Format}

MOV R3, #23

MOV R8, %SP → stack pointer value

→ Updates flag only N & Z, C & V unaffected
MOV S R11, # 0x000B
→ Negate

MVNS R2, #0xF \Rightarrow 0000000F negate it
→ 0xFFFFFFFFFO

MOVW R7 #0x1234

$$R7 = \boxed{00} \boxed{00} \boxed{12} \boxed{34}$$

MOVT RS, #0xF123

$$RS = \boxed{\text{FF}} \boxed{\text{F1}} \boxed{23} \boxed{00} \boxed{00}$$

3 types of load-store -

- 1) Word : LDR/STR
- 2) Half-Word : LDRH/STRH
- 3) Byte : LDRB/STRB

- For signed add \$ S

- All LDR, STR instructions can be executed conditionally

* <LDR/STR> {<condition>} {<size>} Rd, <address>

Multiple Register Data Transfer (LDM/STM)

* <LDM/STM> {<condition>} Rd{!} , <register>

Note:

LDM R₀, R₁-R₅ ; R₀ \leftarrow R₀ after execution
LDM R₁, R₂-R₆ ; R₁ \leftarrow R₀+12 after execution
↳ Each register 4 blocks

ARM - Instruction Set

Arithmetic Instructions

Syntax : <Operation> { S3 Rd, Rm, Operand
 ↳ optional to update flags

Operations:

- 1) ADD
- 2) ADC ADC - with carry
- 3) SUB
- 4) SBC - sub with carry
- 5) RSB - Reverse Sub
- 6) MUL
- 7) UDIV - Unsigned div

$$\text{Ex: } \text{ADD } R_1, R_0, R_2 \Rightarrow R_1 = R_0 + R_2$$

$$\text{ADD } R_1, R_0 \rightarrow R_1 = R_1 + R_0$$

$$\text{ADD } R_1, \#56 \rightarrow R_1 = R_1 + 56$$

$$\text{ADD } R_d, R_m, R_m : \cancel{\text{+ carry}}$$

ADD also uses carry when adding 2 numbers however ADC takes carry at start itself

$$\text{ADC } S_1, S_2, (\text{cy}) \quad S_1 = S_1 + S_2 + \text{cy}$$

'S' → N, Z, C, V will be updated

→ 0x1234

$$\text{ADD } R_3, R_0, \#0x111 \quad R_3 = 0x1234 + 0x0111$$

↑ C Flag ↓ S1 S0 D7 S6 S5 S4 S3 S2 S1 S0

$$= \underline{\underline{0x1345}}$$

$$\text{LDR } R_4, \#0x20000000$$

$$\text{MSR XPSR, R4} \rightarrow \underline{C=1}$$

LDR R8, #0X7FFFFFFF

LDR R9, #0X7D110011

ADCS R10, R8, R9 ; N=1, V=1 ast ve then add
yields -ve result

some need to take 2's complement for proper
result only in case of signed operation

- BNE → Branch on not equal

- NE condition

$$\hookrightarrow R_1 = 0x1234$$

$$R_2 = 0x1111$$

$$R_1 - R_2 = 0$$

$$\text{Eq} \rightarrow E \oplus Z = 1$$

$$R_1 - R_2 \neq 0$$

$$NE \rightarrow Z = 0$$

Loc Cofied

- LDR R0, =value

$$R0 = 0xFFFFFFF$$

$$\text{value} = 0x00000001$$

$$\hookrightarrow \text{Loc} = 0xFFFFFFF$$

- LDR R0, [value]

$$R0 = 0x00000001$$

Subtraction Instructions

SUB Rd, Rm, Rm $Rd = Rm - Rm$
 RSB Rd, Rm, Rm $Rd = Rm - Rm$

Logic for Cy flag

$\rightarrow Cy=1 \Rightarrow \text{Bigger-Smaller}$ $\begin{array}{r} 3 \\ - 2 \\ \hline \end{array}$

$Cy=1, N=0$

$\rightarrow Cy=0 \Rightarrow \text{Smaller-Bigger}$ $\begin{array}{r} 2 \\ - 3 \\ \hline \end{array}$

$Cy=0, N=1$

$\rightarrow Cy=1 \Rightarrow \text{When we sub 2 equal nos}$

SUB $\rightarrow 2^{\text{nd}}$ complement Add

\rightarrow In case of SBC

SBC dest, ~~S₁, S₂~~ $Dst = S_1 - S_2 + Cy$

$$\begin{array}{r} 3 & 4 & 2 \\ - 3 & 3 & 3 \\ \hline 0 & 0 & 9 \end{array}$$

$$\begin{array}{r} 1) \quad 2^{12} & 4 \\ - 3 & - 3 \\ \hline 9 & 4 - 3 \end{array}$$

$Cy=0$

$R_0 = 30 \times 9, R_1 = 0 \times 2, SBC = R_4, R_0, R_1$

$R_4 = 0 \times 6$

$\therefore R_4 = 9 - 2 + 1 + Cy$

CMP R₀, R₁, if R₀ > R₁ → y = 1

Multiplication Instruction

- Integer multiplication (32 bit)
- Long integer mul (64bit)
- Multiplication Accumulate:
Add product to running total

MUL

~~MLA~~ MLA - multiply Accumulate $x + \text{remtotal}$

UMULL - Unsigned long multiply

UMLAL - Unsigned Long multiply with accumulate

SMULL - Signed long

SMLAL - Signed long with accumulate

Multiplying 2 32-bit nos gives 64 bit result
but MUL only stores lower 32 bits

MLS Rd, Rm, Rs, Rm \Rightarrow Rd = Rm - (Rs \times Rm)

MLA Rd, Rg1, RS2, RS3 \Rightarrow Rd = (RS1 \times RS2) + RS3

UMULL: RdLo, RdHi, Rm, Rm; RdHi; RdLo = Rm \times Rm
32 bit 32 bit

SMLAL RdLo, RdHi, Rm, Rm. RdHi; RdLo =
(Rm \times Rm) + (RdHi : RdLo)
↳ Signed ~~mult~~ mul

Flags not affected

LDR R₂ [all memory to be copied]

papergrid

Date: / /

VMULL R₁, R₀, R₂, R₃
R₀ R₁ R₂ R₃

R₃ ← 0x00000003
R₂ ← 0x00000004

12 → 0C

↳ in hex

0x0000 0000, 0000 000C

R₀

R₁

→ = -4

SMULL R₀, R₁, R₂, R₃ = 5

→ last 4 bits

R₂ when stored as 2's complement → 4 = 0100 + 11
R₂ = 0xFFFFFFF FFC 1100

- 4 × 5 = 20

20 hex = -0X14

↓

- 0x0000 0000 0000 0014

0001 10100
1110

After 2's → 0xFFFF FFFF FFFF FFEC

SMLAL R₂, R₁, R₃, R₄ - 3
R₂, R₁, R₃, R₄ - 3
7FE FF
0010 0001 + 2 = 7F 1100

$$F \cdot E \cancel{F} \cdot S (R_1 : R_2) + R_3 \times R_4 = -14$$

0xFFFF FFFF FFFF FFEC

J2 as complement

= -2

store as 64

$-14 = 2^5 \text{ complement of } -10$

$\begin{array}{r} 0x0000\ 0000\ 0000\ 000E \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 0xFFFF\ FFFF\ FFFF\ FFF2 \end{array} = -14$

$R_1 \qquad R_2$

Logical Instruction

$\neg \text{reg} \rightarrow \neg \text{reg} \rightarrow \neg \text{immmediate}$

AND Rd, Rm, OP₂; Rd = Rm ANDed OP₂

ORR Rd, Rm, OP₂; Rd = Rm ORed OP₂

ORN Rd, Rm, OP₂; Rd = Rm ORed with 1's complement of OP₂

EOR Rd, Rm, OP₂; Rd = Rm XORed OP₂

Flags not affected

Use S suffix to change flags

TEQ Rm, OP₂; Perform Rm ~~XOR~~ OP₂

Result is nowhere stored only flags

Not affected

TST Rm, OP₂; Performs Rm AND OP₂

m: i) $R_0 = 0 \times 46$
 $R_1 = 0 \times 46$

TEQ R_0, R_1 $R_0 \oplus R_1$

$$\begin{array}{r} 0100 \\ 0100 \\ \hline 0000 \end{array} \quad \begin{array}{r} 0110 \\ 0110 \\ \hline 0000 \end{array}$$

Z flag = 1

TEQ $R_L, \#0 \rightarrow$ used to check if $R_2 = 0$
for loops or an exit condition.

ii) $R_0 = 0x05 \rightarrow$ checks if bit 0 is 1 or not, Z flag = 1

TST $R_0, \#1 \rightarrow 0000\ 0101$

$$\begin{array}{r} 0000 \\ 0001 \\ \hline 0001 \end{array}$$

If (bit 0 = 0 then \downarrow Z flag = 1 0000 0001 \rightarrow Non zero

TST used to check if a bit position is 1 or 0.

Shift and Rotate

→ Logical shift left

- LSL Rd, Rm, Op₂

- LSR Rd, Rm, Op₂

→ MSB is shifted in from right

- ASR Rd, Rm, Op₂ → Arithmetic shift right


- ROR Rd, Rm, Op₂

RRX Rd, Rm → Rotate right extended through
 ↳ Rm by 1 bit position


Flags not affected

Use S suffix to update flags

Ex: if R₂ = 0x12345678LSL R₅, R₂, #3↑ shift left R₂ 3 times

→ 

1001 0001 1010 0010 1011 0011 1100 0000

→ 
 ↓
 R₅

Most recent shift goes to carry if S suffix used

ii) $R_2 = 0x12345678$
 LSR $R_2, \#5$

↳ R_2 shifted 5 bits from right

$R_2 = 0x0091A2B3$

($y=1$, 5th bit from left right)

iii) $R_2 = 0xF2345678$
 ASR $R_2, \#5$

↳ MSB 30 odd 510

Test
N=1

11111 0111 0010 0011 0100 0101 0110 0111 0100

Cy=1

F F 9 1 A 2 B 3
 $\Rightarrow 0xFF91A2B3$

iv) $R_2 = 0x12345678$

ROR $R_3, R_2, \#3$

000 → 01001 0010 0011 0100 0101 0110 0111 1000

→ Cy

= 0x02463A CF

v) $R_2 = 0x12345678$ $R_2 = 0x3986 4F33$
 RRX R_3, R_2 rotate right 1 bit

To set carry flag

LDR $R_0, \# 2000 0000$ → Cy flag

MSR $xPSR, R_0 \rightarrow 200010$

↳ Register to special function

RMRs - Special function to register

Now $Cy=1$

~~RRX R3, R2~~

\downarrow

~~0011 1001 1000 0110 0100 1111 0011 0011~~

~~0 = 1~~

Now Cy again becomes 1

If S suffix used goes to Cy otherwise $Cy=0$


stack (Push & POP)

Starting Address of RAM - 0x1000 0000

R13 \rightarrow SP

stack is stored in Ram (descending stack)

e.g.



\rightarrow FE
 \rightarrow 0x1000 0FFF ↑ decreasing
 \rightarrow 0x1000 0000 → stack pointer
 ↳ Top of stack in RAM

- Push registers onto and pop registers off a full descending stack

- Push and Pop are synonymous for STM DB and LDM

iii) $\text{PUSH } \{R_0, R_4-R_7\}$; Push R_0, R_4, R_5, R_6, R_7 onto stack

$\text{PUSH } \{R_2, LR\}$; Push R_2 and link ~~base~~ register onto stack

- Storage is Little Endian

ii) $R_1 = 1$, $\text{PUSH } R_1 \rightarrow$ Each register is 32 bit
↓
memory \rightarrow 8 bit
Therefore 4 slots ~~occupied~~
~~occupied~~

FC	1	\rightarrow In lower position LE
FE	0	as 1 \Rightarrow <u>0001</u>
0x10000FFF	0	
0x010001000	0	

To learn:

POP {R6, R7}

Branching Instructions (N, Z, C, V flags used to decide)

- LR (Link Register) used for branching
- Program counter loaded to label on using branch instructions
- LR = Stores address of next instruction after branch
- Then instructions change order of execution
- Types of conditional flow:
 - i) Conditional BEQ, BNE
 - ii) Unconditional
 - iii) Branch with Link

Bubble Sort Program

Initialize numbers with 4 byte boundary

Initialize a counter in one of the registers

Initialize a counter for inner loop by subtracting 1.

Load 2 numbers into registers for comparison

CMP \rightarrow , S0 \rightarrow C=0 as $S1 < S0$

If C=1 Skip

Otherwise swap using STR R2 to [R4], #4

Decrement counter by 1 till not 0

Then subtract loop by 1 till outer loop is not 0.

Hex Conversions

0-9 \rightarrow 30-39 } ASCII code

A-F \rightarrow 41-46 }

0-9 subtract 30 to get Hex value for numbers.

A-F subtract 37 to get Hex value for add A-F

10-15

H to ASCII conversion

$$I = 31$$

$$D = \frac{(1)}{16} + \frac{(1)}{16} + \frac{(3)}{10} + \frac{(7)}{10} = (13)_{10} + (55)_{10} = (68)_{10} = (44)_{16}$$

ASCII to hex

$$36 \Rightarrow 36 - 30 = 6$$

$$45 \Rightarrow (45)_{10} - (37)_{16} = (6)_{16} + (55)_{10} - (55)_{10} = (14)_{10} = E$$

$$65 \Rightarrow 65 - 37 = 28$$

GCD of 2 numbers - Encryption AlgosPseudo

```
while (a != b) {
    if (a > b) a = a - b
    else if (b > a) b = b - a
}
```

- 1) Load both nos to ~~to~~ registers
- 2) Loop till both not ~~to~~ equal
- 3) SUB HI to subtract if higher C = 1
- 4) SUB LO to subtract if lower C = 0
- 5) CMP R0, R1 → sets carry flag

Fibonacci Series - 0, 1, 2, 3, 5, 8, 13, ..

- 1) Initialize 0 & 1 in memory / Initialize counter
- 2) Load both numbers to registers
- 3) Add and store sum in ~~to~~ registers
- 4) Continue until zero SREG signed so that on reaching 0, zero flag becomes 0
- 5) Exit loop on zero flag = 0

BCD AdditionHexadecimal Subtraction

$$\begin{array}{r} 2+16 \quad 3+16 \quad 16+1 \\ 9 \quad 3 \quad 4 \quad 1 \\ - 5 \quad 8 \quad 7 \quad C \\ \hline 3 \quad A \quad C \quad F \end{array}$$

LDM - Load Multiple registers from memory
 LDM R_m, {R₂, R₃, R₄} _{Registers unaffected}

STM - Store Multiple Registers to memory
 STM R_m, {R₂, R₃, R₄} _{Registers unaffected}

→ Pointer to memory (an array)

Each member is 32 bits.

Use ! for updating pointer address after copying

e.g. LDM R₁!, {R₂, R₃, R₄, R₅}

→ R₁ = R₁ + 12 because each number 32 bits
 or 8 digits \Rightarrow 4 bytes / bytes

If R₁ = 0x1000 0000

LDM R₁!, {R₂, R₃, R₄, R₅}

R₁ = 0x1000 000C

LDM R₁!, {R₂, R₃, R₄, R₅} using R₂

R₁ = 0x1000 000C

STM R₁, {R₂, R₃, R₄, R₅} → stores values in R₂, R₃, R₄
 to memory location pointed by R₁, incremented
 in 4s. Use ! after R₁ to update R₁ address.

R₂-R₄ notation also allowed - R₂, R₃, R₄

LDMDB - Load multiple registers and decrement before each access, flags unaffected

\rightarrow
LDMDB $R_1, \{R_2, R_4, R_6\} \rightarrow$ It starts K1 from $R_1 + 3 \times 4 = R_{17}$
 $R_1! \Rightarrow R_1$ value at start R_1 will remain $K_1 + 12$

STMDB - Store multiple registers and decrement before each access, flags unaffected

Ex: $R_1 = 0x10000000c$

\rightarrow
LDMDB $R_1, \{R_2, R_4, R_6\}$
 R_1 after execution = $0x10000000c$
LDMDB $R_1!, \{R_2, R_4, R_6\}$
 R_1 after exec = $0x10000000$

Same in case of STMDB

Fully Ascending Stack \rightarrow SP increments or push

STM $R_{11}, \{R_2, R_4, R_6\} \rightarrow$ Push 3 times

LDM $R_{11}, \{R_2, R_4, R_6\} \rightarrow$ pop 3 times

Fully Descending Stack \rightarrow SP decr PUSH
 \rightarrow SP incre POP

SPMDB ~~push~~ $R_{13}, \{R_2, R_4, R_6\}$
 \hookrightarrow PUSH

LDM $R_{13!}, \{R_2, R_4, R_6\}$
 \hookrightarrow POP

Recursion Function:

Types:

- 1) Function calling itself (Direct way)
- 2) Recursion using mutual function call (Indirect way).
Here func A can call B which in turn calls A

Applications: Encryption Algos.

L R=>Return Address

Factorial Program

$$\text{fact}(m) = \begin{cases} m \times \text{fact}(m-1) \\ 1 & \text{if } m=1 \end{cases}$$

b1 → branch with link

b1 factorial → branch to factorial funct.

Reset Handler

n1 ldr r0, =05

n2 b1 factorial

n3 stop b1 stop

factorial

push {r4, lr}

mov r4, r0

cmh r0, #0

bne not_zero

mov r0, #1

b last

initially r1 = n3

not

zero

sub $R_0, R_0, \#1$

bl factorial

move R_1, R_4 mul R_0, R_0, R_1

last

loop R_4, m

bl bs.

Division Instructions

~~SDIV~~ SDIV RD, Rn, Km $\Rightarrow Rd = Rm/Rm$

UDIV RD, Rn, Rm $\Rightarrow Rd = Rm/Rm$
 $R_n = 0 \times 10, R_m = 0 \times S \Rightarrow Rd = 0xL$

To ~~get~~ get remainder \rightarrow subsequent subtraction

BCD to hex

$$21 = \begin{array}{r} 0010 \\ \downarrow \\ 2 \end{array} \quad \begin{array}{r} 1001 \\ \downarrow \\ 9 \end{array}$$

$$BCD = 6\ 5\ 5\ 3\ 5$$

$$6 \times (27)_{10} + 5 \times (02E)_{16} + 5 \times (0064)_{16} + 3 \times (000A)_{16} + 5 \times (0001)_{16} = 1FFF$$

$$(1000)_{10} \quad (1000)_{10} \quad (100)_{10} \quad (10)_{10} \quad (1)_{10}$$

Hera to BCD

divide by $10^0, 10^1, \dots$ somehow.

Linear search

sequential search is made overall items

- * BNE Next instruction after it loaded to link register
- * division only quotient stored no remainder

Hera to BCD example

$$\begin{array}{r|l} OA & FF \\ OA & 19 Q - SR \\ OA & 2 Q \\ OA & \end{array}$$

Perform division until quotient = or less than divisor

Embedded C Programming

(Ports) → Ext devices = $\frac{\text{LED}}{\text{I/O pins}}$

Ports in LPC 1768 (Ports are available as part of microcontroller)

* $P_x.Y \rightarrow \text{Port } x \text{ Pin } Y$

I/O Ports $P_0[0]$ to $P_0[31]$ / $P_1[0]$ to $P_1[31]$ / ...
 $P_4[0]$ to $P_4[31]$

Pin Connect Block - Hardware module used to connect pins to I/O block

* Each pin can have upto 4 functions to select functions
00, 01, 10, 11 identified using a 4:1 Mux.

By default 00 primary function, typically GPIO port

The block has 10 ~~port~~ Pinselect registers which are special function registers (PINSEL0-9) to


These SFRs are used to select 1 of 4 functions

2 selection inputs needed to identify for each pin.

Each PinSel has 32 bits $\Rightarrow 16 \times 2$ bits to configure all 16 Pins in a port PINSEL

	Register	Controls
Port0	PJNSEL0	P0[5:0]
	" 1	P0[31:16]
Port1	" 2	P1[15:0] (Ethernet)
	" 3	P1[31:16]
Port2	" 4	P2[15:0]
	" 5	P2[31:16]
Port3	" 6	P3[15:0]
	" 7	P3[31:16]
Port4	" 8	P4[15:0]
	" 9	P4[31:16]

PINSEL block
→ selects function 11 way max default



e.g.: For example to configure P0.1 with function -01 and P0.15 with function -02. for pinsel P(15:0)
The binary value to be loaded will be

$$(10000000000000000000000000000000100)_2 \\ = (0x80000004)_{16} \rightarrow \text{Loaded to PINSEL}$$

Simpler Method $\rightarrow (2 \ll 30) | (1 \ll 2)$

→ To solve by simpler method place 1 at 0th position


To bring to P0.1 from P0.0.

$1 \ll 2$ by shifting left 1 by 2 bits it comes to the right position.

01
P0.0

To obtain 10 at P0.31 assume 10 to be at P0.0 in order to reach correct position needs to be shifted left 30 position.

Final 0/P \Rightarrow (2<<30) | (1<<2)



As both have 10 at different position OR function creates the right final output.

→ after bit

→ LSB for no.

= 2 \gg (15-0)x2 | (1<<(1-0)x2

↓
2 bits for each

In program \rightarrow I/P Pinsel \leftarrow (2<<30) | (1<<2)

e.g.: Configure P0.17 with function 3 and P0.30 with function -0) in P0[31:18]

PINSEL \leftarrow (1<<30-16)x2 | 3<<(17-16)x2
= (1<<8) | (3<<2)

GPIO (General Purpose Input/Output) Block - 0

Registers Present (SFR) → determines port ~~no.~~

- 1) FIODIR - Fast GPIO Port Directions control register. They register individually control direction of each port pin.

Px.0 → I/P FIOXDIR³
 Px.1 → O/P FIOXSET⁴
 It can be split into FIODIRL and FIO DIRH
 Px.0 is input by default it is configured as input as all as

FIODIR is a SFR with 32 bits whenever pin value is set to 1 it is output for each bit.
 Px.0, Px.1 it determines pin is I/P or O/P

Each port has a FIODIR

- 2) FIOXSET - Fast port output register using FIOMASK. This register is used to O/P logic 1 to the pin.

0 → O/P is unchanged
 1 → O/P is set to high

* Only bits enabled by 0 in FIOMASK can be altered.

Opposite

3) FIOCLR → Same function of FIOSET

0 → Controlled pin unchanged

1 → Pin O/P is set to low.

4) ~~FIOPIN~~

FIOXPIN - Fast Port Pin Value register. Any value can be sent as per choice to pin.

* It can also be used to IP data by reading value from pin.

* If an FIOPIN register is read and its bit is masked with 1 in FIOMAS then it will be read as 0 regardless.

5) FIO MASK -

1 → Indicates Mask present

0 → Mask not present

It prevents signal from reaching device

Blocks signal sent by FIOPIN

written into FIOSET, FIOCLR, FIOPIN
Read from FIOPIN.

In: Send 0x45 to P0.15-P0.8 without affecting value of lower remaining pins

Sd^m

1) FIO0MASK = 0xFFFF00FF
FIO0PIN = 0x0000A500

2) FIO0MASKL = 0x00FF
FIO0PINL = 0xA500
→ Quarter denoted

3) FIO0PINI = 0xAS

* FIO0DIR
↳ IN ARM \Rightarrow LPC_GIOD \rightarrow FIO0DIR

FIO0DIR
↳ LPC_GID1 \rightarrow FIO0DIR

Embedded C Programming

Q1) Write C program to turn on and OFF LEDs connected to P0.11-P0.4

```
#include <LPC17xx.h>
```

```
unsigned int j;
```

```
unsigned long LED = 0x00000FF0
```

```
int main (void)
```

```
{
```

```
SystemInit();
```

```
SystemCoreClockUpdate();
```

→ P0.0

} call-sensitive

LPC - PINCON → PINSEL0 = 0x00000000, // P0.11-
P0.0

LPC - GPIO0 → FIODIR = 0x00000FF0, P0.11-
P0.4

```
while(1){
```

ON { LPC - GPIO0 → FIOSet = LED; // Set P0.11-P0.4
LED } for (j=0; j<10000; j++); // delay

OR { LPC - GPIO0 → FIOLR = LED; // Clear P0.11-P0.4
for (j=0; j<10000; j++); // Delay

can also

→ LPC - GPIO0 → FIOPIN = ~ (LPC - GPIO0 → FIOPIN
we write this
y for (j=0; j<100000; j++); // Delay
A 0x00000FF0,

}

Seven Segment Display

a
b | g | b
e | — | c
d h → To activate display

h g f e d c b a

A - 0 1 1 0 0 1 1

* Check a-b for MSB and LSB.

Common Cathode:

'0' - a b c d e f g h
1 1 1 1 1 1 0 0 → 0xFc

a-MSB
b-LSB

'1' - 0 0 1 1 0 0 0 0 → 0x60

Common Anode:

a b c d e f g h
'0' - 0 0 0 0 0 1 1 → 0x03

'1' - 1 0 0 1 1 1 1 → 0x9F

In ES if higher pin numbers is connected from mc to LED then it is MSB.

P0.4-P0.11 are a-h values

FRC cable is connected

Code:

#include <LPC17xx.h>

unsigned seven char seven - log[10] = {0x3F, 0x0C,
0x6F};

L> Hex code for each digit

unsigned int i, j;

void delay (void);

int main (void)

SystemInit();

SystemCoreClockUpdate();

LPC_PINCON \rightarrow PINSEL0 = 0 // P0.4-P0.11-00
→ retain old values

LPC_GPIO0 \rightarrow FIODR = 0x00000FF0,
// P0.4-P0.11 to Output

while(1)

{

for(i=0; i<10; i++)

{

LPC_GPIO0 \rightarrow FIOPIN = seven - log[i] << 4;

L> 32 bit word to store in P0.4-P0.11

delay();

to move through array

}

void delay (void)

{

for(j=0; j<10000; j++)

{


P1.223 P1.27 for Segment Selection

papergrid

Date: / /

Multiple Seven segment LEDs to display
1 2 3 4 on loop one by one.

How Keypad Interfacing



When pressed logic-1 (Vcc)
 Not \downarrow $\rightarrow 0$

Using buttons in matrix over 16 individual advantage:

- 16 switches will require more pins.

Individually 16 port pins, here 8 pins

To identify a particular key pressed:

To activate a button make that row and column logic

To find key all columns are high the ~~correct~~^{pressed} column is made high and then each of the rows are made high individually then checked for high output for key.

int main(void) {

 configure I/O port as
 corresponds to port 1

LPC_P1INCON → PINSEL0 = 0xFFFFFFF8;

LPC_P1INSEL → PINSEL2 & = 0xFFFFFFFFFF00;
 corresponds to port 1)

configures as GPIO

LPC_GPIODIR → FIODDIR = 0x00

LPC_GPIODR → FIODDR = 0x0000000F;
+ PC int flag, other Variable;

while(1) {

// Checking Row

for (row = 0; row < 4; row++)

 // We make port 0 high

LPC_GPIODIR → FIODPIN = 1 << row

flag = 0; // 1 = 1 key is pressed

// 0 = 0 No key pressed

Scram(); // check columns one by one for that row

if (flag == 1)

 break;

y

if (flag == 1) {

 key = 4 * row + column;

 display();

 switch

 key + case 1 : key1 => 4 * 0 + 2 = 2

 case 2 : key A => 4 * 2 + 2 = A

 case 3 : key D => 4 * 3 + 1 = D

y

Void sum()

{
 $n = LPC_GPIO0 \rightarrow P1_{OPIN}$
 $n = n \& 0xF$ \rightarrow only first 4 pins used
 $\text{if } (n \neq 0)$ {

 flag = 1
 switch (n) {
 case 1 : coll = 0
 break;

4

5

\rightarrow To change pin assigned $n = n \& 0xF \rightarrow$ $\text{Pin} \rightarrow$ $n \geq \text{Pin}$
Add ~~1~~ $n \geq \text{Pin}$
then Some code works

Timer / Counter Programming

Timers - Used to generate intended delay.

Counter - Counting internal events or external clock


↳ Using pulse - negative edge

There are four 32 bit Timers in LPC1768

Timer0, Timer1, Timer2, Timer3 → All 32 bit

↳ These are modules

* How same block can be used as timer and counter



counter increments for every positive edge

Using frequency of clock and determining counter value

↳ $T = \frac{1}{f}$ Time period of each positive edge.

6

Some as counter value

SFR Registers for each timer


derived from C8051F340 Peripheral clock - 3MHz

PC - Prescale Counter Register : The value of PC is incremented at every PCLK cycle and when its value matches in PR, the TC is incremented and value in PC is reset at next PCLK cycle.

→ User loaded value
PR - Prescale Register : 32 bit register and specifies maximum value for the prescale counter (PC)

→ increments whenever $PC = PR$
TC - Timer Counter register is a 32 bit register and incremented at every $PR + 1$ cycles of PCLK

MRO - MR3 - Match Registers : contains user loaded value to be compared with TC. When value in match register matches with TC.



For every $R(PR+1)T_{PCLK}$ TC increments

MR is used to match with TC.

$T_C = MR_{min}$, the match event.

Flag is set when match event takes place.

Delay \Rightarrow Total time till match event takes place

$$T_d = (PR+1)(MR+1) T_{PCLK}$$

For $\rightarrow M Hz$

To get 1s delay, 3 MHz PCLK
 $PR=999, MR=2999$

$$\frac{3 \times 10^9}{3 \times 10^6}$$

TCR

Bit 0 \rightarrow Enable /

Disable 0

Bit 1 \rightarrow Counter Reset

\rightarrow Timer value resets $T_C \& P_C$

CTCR (Counter or Timer control Register)

It is used to select between Timer and Counter mode and in Counter mode to select the pin and edges for counting

Bit 1:0 Used to select timer or counter

00: Timer mode

01: Counter mode : T_C incremented on rising edge

10: Counter mode : T_C incremented on falling edge

11: Counter Mode: T_C incremented on both edges

Bit 3:2 Counter clock source select

Clock source is decided using these bits to select b/w CAPM.0 / CAPM.1

For every timer 2 CAP lines

00 CAPM.0 for timer \rightarrow Clock Source

01 CAPM.1 for Timer

Timer - CLK source will be - PCLK (concup) - 3 MHz

If used as counter PCLK no longer acts as CLK
the CLK acts as external event counter

Match Registers

- The match register values are continuously compared to Timer Counter value.
- The action possibilities are to generate an interrupt, reset the timer counter, or stop timer. Actions are controlled by settings in MCR register.

Action to be performed when $TC = MR$

MCR - Match Control Register

Bit	Symbol	Value
MRO	MR01 (1)	1 Interrupt on MRO 0 Interrupt disabled
	MR02 (2)	1 Reset on MRO : TC will be reset 0 Feature disabled
	MR03 (3)	1 TC and PC will be stopped and TC will be 0 0 Feature disabled

Similarly till 11 bit for MR~~3~~ 3

Bit 12 - Reserved

External Match Registers(EMR)

Bit	Symbol	DNC
0/1/D/P	FMO	TC matches($M[0:1]$)
1	EM 0 1	" MR1
2	EM2	^{type} Decides output needed at FMO
3	EM3	^{type} EMC used to determine type of output needed
5:4	EMC0	

7:6 EMC1

9:8 EMC2

11:10 EMC3

EMC bits

00 Do nothing

01 Clear corresponding value at EM 0-3

10 Set corresponding value at EM 0-3

11 Toggle the corresponding bit. complement

Polling \rightarrow checking continuously $\&$ FMO - EMC bits

GPIO

- To get value of EMO-3 to an ~~I/O~~ pin.

- MAT lines are available for every match register
→ Timer

MAT X. Y → Line number

↳ Used to get EM value to GPIO

MATO.0

MATO.1

:

Only for
2

MAT2.0

P0.6 / P4.28

MAT2.1

P0.7 / P4.24

MAT2.2

P0.6

MAT2.3

P0.7

Timer / Counter Program

Q. Generate Square wave with period 1s / Toggle LED connected to P0.2 every second.

Void delay (void)

\rightarrow Bit 1 as 1 set & reset
 $\{$ LPC-TIMO \rightarrow TCR = 0x00 000002; Timer0 reset
 $LPC-TIMO \rightarrow EMR = 0x20$ // Set match bit
 $LPC-TIMO \rightarrow EMC0$ bits set as 0010

It acts as set function

$LPC-TIMO \rightarrow PR = 1000$; } $T_d = \frac{(PR+1)(MR+1)}{PCK}$

$LPC-TIMO \rightarrow MR = 2000$ $= (999+1)(2999+1)$

$LPC-TIMO \rightarrow MCR = 0x00000004$; 3×10^6

3 bits present for match event $\leftarrow = 1D$

Match to be checked for bits [3:0] $\rightarrow 0100$ on match \rightarrow stop TC and PC

$LPC-TIMO \rightarrow TCR = 0x00000001$, \rightarrow enable the timer
 Bit 0 used to enable timer.
 Reset bit to be cleared its

while !(LPC-TIMO \rightarrow EMR & 0x01) \rightarrow checked here
 \hookrightarrow EMR bit is checked EM0 for T value

return;

y

```
int main(void) {
```

```
LPC->GPIO0->FIODIR = 0x00000004;
```

```
while(1)
```

```
LPC->GPIO0->FIOSET = 0x4;
```


```
delay();
```

```
LPC->GPIO0->FIODIR = 0x4;
```

```
delay();
```

```
y
```

Q. Generate square wave of period of 2 seconds with 75% duty cycle on P0.2



$$\%PC = \frac{T_H}{T_H + T_C}$$

$$\%PC = \frac{1}{2} \cdot 50\%$$

```
void delay() {
```

```
LPC->TIM0->TCR = 0x00000002;
```

```
LPC->TIM0->ENR = 0x20;
```

```
LPC->TIM0->PR = 2999
```

$$T_d = \frac{(PR+1)(MR+1)}{f_{PCLK}}, \quad 1.5 = \frac{3000 \times (MR+1)}{f_{PCLK}} \times 10^6$$

$$MR = 1.5 \times 1000 - 1 \\ = 1499$$

$$f_{PCLK} = 497 \text{ MHz}$$

```
LPC->TIM0->MCR = 0x00000004;
```

LPC_TIM → TCR = 0x00000001;
while (!(...));
return;

int main(void)
{

LPC_UPIO0 → FIOPIR = 0x00000004;
LPC_TIM0 → MR = 1499;

delay();

LPC_UPIO0 → FIOPIN = 0x00000000;

LPC_TIM0 → MFO = ~~500~~ 110.5 seconds

delay();

}

Square Wave form on MAT0.0 o/p line by taking
EM0 or output pin → P1.28 with func S

Void delay(void) {

LPC_UPIO0

LPC_TIM0 → TCR = 0x00000002;

LPC_TIM0 → CTCR = 0x00000000;

LPC_TIM0 → EMR = 0x3011 Toggle bit on
LPC_TIM0 → PR = 0; as PC can't be matched

LPC_TIM0 → MRO = 30000000;

LPC_TIM0 → MCK = 0x00000002 //Resetting

LPC_TIM0 → TCH = 0x00000001; } ↓

return; Timer enable ↗

}

Function only called once

int main (void)

{

LPC_PIMCON \rightarrow PINSEL3 = (3 << 24);
 delay();
 while(1);
 }

\Rightarrow 3 io pin ~~but~~ but 1
 get from p1.26 pin
 4 bits 28-16 (12xy)
 2 bits
 here

Q. Square waveform on MTO-0 by taking EMO on off line

void delay(void)

{

LPC_TIM0 \rightarrow TCR = 0x00000000; Timer0 reset

LPC_TIM0 \rightarrow CTCR = 0x00_000000;

LPC_TIM0 \rightarrow EMR = 0x30 //Toggle bit on match

LPC_TIM0 \rightarrow PR = 0;

LPC_TIM0 \rightarrow MLO = 3000000;

LPC_TIM0 \rightarrow MCR = 0x 00000002;

LPC_TIM0 \rightarrow TCR = 0x00000001;

return;

}


int ondim(void) {

LPC_PINCON \rightarrow PINSEL3 = (3 << 24);

delay();

while(1);

}



LCD interfacing

It has 2 rows which can produce 16 characters in each row.

- 1mA needed with no backlight
- Each character made up of 8x8 pixel form.
- It can work in 2 modes 4-bit & 8-bit
- Printed IC in the display to show characters
- Operating Voltage 4.7 - 5.3V

16 pins present for interfacing

Pin No	Symbol	Function
1	V _{SS}	Ground
2	V _{dd}	+5V
3	V _o	LCD contrast adjust
4	RS	Register Select →
5	R/W	Read / Write
6	E	Enable
7	DB0	Data Bit 0
8	DB1	Data Bit 1
9	DB2	Data Bit 2
10	DB3	Data Bits
11	DB4	Data bit 4
12	DB5	Data bits
13	DB6	Data bit 6
14	DB7	Data bit 7

RS \rightarrow 0 = Data copied to command Register
1 = Data copied to data register

R/W \rightarrow 0 = Write to LCD

1 = Read to data

↳ Read operation is used to understand state of LCD
MC waits until R/W becomes 0 in order to write

After every command NC should wait 370μs

E \rightarrow 1 = Enable

0 = Disable

8 lines of data

8 bit D₀-D₇
4 bit D₄-D₇

↳ First send MSB then LSB

D₃=D₇ P0.23 - P0.26

R_C = P0.27

E = P0.28

R/W =

// Complete this program

papergrid

Date: / /

#define RS 27 // PO.27

#define EN 28 // PO.28

#define DT 23 // PO.23 - PO.26 data

int temp[10], temp2=0, i, j;

char flag1=0, flag2=0, \Rightarrow flag1 = check which LCD register to be used

flag2 = 8 bit or 4 bit

char msg[] = "Department of IIT Manipal"

Select mode
write mode
LCD

long int init_command[] = {0x30, 0x30, 0x30, 0x20, 0x20,
0x02, 0x06, 0x01, 0x00}

No. of data lines 3 or 4 to be selected for select \downarrow
bit 5

Display on/off mode set char
display

int main(void)

SystemInit();

SystemLockUpdate();

LPC_GPIO->FIODIR = 1 << RS | 1 << EN | 0XF << DT

flag1=0; // flag0 all on command

for (i=0; i<9; i++)

{

temp[i] = init_command[i]; // All 9 commands

LcdWrite(); \downarrow to be executed

flag1 =

1; // Now data to be transferred

i=0;

while (msg[i]!='0') {

temp[i] = msg[i]; char by char

lcd_write();

i++;

if (i == 16) { flag1 = 0; // check for 1 character is first line
temp1 = 0x00; // configure 2nd line
lcd_write();
flag1 = 1 // Data can be displayed.

Y while (1); }

First 16 characters displayed

6. void LCD_write(void)

flag22 (flag1 == 0) ? 0 : ((temp1 == 0x30) || temp1 == 0x20) ? 1 : 0;
temp2 = temp1 << 0xf0 // move data (26-8+) times : 26-HN

Move, 4-bits to extract MSB and then LSB
as needed to send 4 bits at a time

temp2 = temp2 >> 4; // Move to LSB

port.write();

if (!flag2) {

temp2 = temp1 & 0x0f; // 26-4H

temp2 = temp2 << 0x07

port.write();

}

Void port_write(void)

{

LPC->GPIO0 \rightarrow FIOPIEN = 0;

LPC->GPIO0 \rightarrow FIOPIEN = 1 // MSB

if (flag == 0)

LPC->GPIO0 \rightarrow FIOCLR = 1 << RS;

else

LPC->GPIO0 \rightarrow FIOSET = 1 << RS;

LPC->GPIO0 \rightarrow FIOSET = 1 << EN

delay_lcd(2s);

LPC->GPIO0 \rightarrow FIOCLR = 1 << EN;

delay_lcd(30000) // 3ms highest delay

y

Void delay_lcd (unsigned int n)

int i.

for (i=0; i < n; i++)


return;

y

Stepper Motor


- Electromechanical device that converts electrical energy to mechanical energy.
- They are driven by digital pulses rather than continuous applied voltage.
- They rotate in fixed angular increments
- five wire stepper is widely used Darlington drive

For 360°




$X \bar{X} Y \bar{Y}$	
0 1 0 1	0°
1 0 0 1	90°
1 0 1 0	180°
0 1 1 0	270°

Coils



1 step = 1.8° rotation

4 steps per step = 7.2° rotation



Stepper motor direction control

Clockwise:

```
int var1;
int i=0, k=0;
int main(void)
```

SystemInit();

SystemCoreClockUpdate();

LPC_PINCON → PINSEL0 = 0x00000000;

LPC_GPIO0 → FIODIR = 0x000000F0;

// P0.4 to P0.7 as output

while(1)

clock_wise();

}

y

void clock_wise(void) // Enabling A → B → C → D

{

var1 = 0x00000008; // For clockwise

for(i=0; i<=3; i++) // for ABCD stepping

{

LPC_GPIO0 → FIODR2 = 0x000000F0;

LPC_GPIO0 → FIODET = var1;

var1 = var1 << 1;

for (k=0; k<15000; k++)
}
}

6 5 4 3 2 1 0
J1/P

5 6 7 8
DIP

papergrid

Date: / /

Timer / Counter

4 8

- Q. MAT1.1 (P1.25) toggles whenever count reaches 3. CAP1.0 (P1.28) is counter clock. Divide the frequency of square waveform input at P1.18 by a factor of 8 on P1.25

b3

void init_timer1(void)

LPC_PINCON \rightarrow PINSEL3[3<₁₃] 3<₄) ;

// MAT1.1 (P1.25) and CAP1.0 (P1.18)


LPC_TIM1 \rightarrow TCR = 2 // Reset counter)

LPC_TIM1 \rightarrow CTCR = 0x2; // Counter at 4 edge of CAP1.0

← content of CAP1.0

// Toggle MAT1.1 for every 4 CAP1.0 cycles

LPC_TIM1 \rightarrow MR = 0x03 // To count 4 clock pulses



↳ matches at 4 so increment by 4



LPC_TIM1 \rightarrow MCR = 0x10 // Clear TC when Match1

↓
EMR
E0
C0
S0
G0
S0
B0
T0

LPC_TIM1 \rightarrow EMR = 0xc0; // Toggle FM1 upon match

LPC_TIM1 \rightarrow TCK = 1; // Start counter

y

int main(void)


init_timer1();

while(1);

y

In LAB common cathode

Q. Assume that O/P square wave generator ($f < 10\text{Hz}$) connected to P1.18 (CPLD, pin 3) write a program to display the frequency of square waveform on seven segment to P0.11-P0.4



$3\text{Hz} \rightarrow 3$ cycles per second $\Rightarrow 3$ falling and 3 rising edges.

In this question display O/P of no. of pulses after every 1s.

unsigned char seven_seg[10] = {0x3F, 0x06, 0x5B,
0x4F, 0x66, 0x6D, 0X7D, 0X07, 0X7F, 0X6F};

Void delay (void) {

LPC_TIM0 \rightarrow TCK = 0x00000002; // Timer 0 reset

LPC_TIM0 \rightarrow EMR = 0x20; // Set match bit when match

LPC_TIM0 \rightarrow PR = 3000; // for 1ms.

LPC_TIM0 \rightarrow MRO = 1000; // for 1s

LPC_TIM0 \rightarrow MCR = 0x00000004; // Stop PC and
TC on MRO

LPC-TIMO → TCR = 0x00000001, Timo enable
while(! (LPC-TIMO → EMR&0x01)); // wait until latch.
y

void init_counters(void)

y

LPC-PINCON → PINSEL3 = 3(3cc4); // cap 1.0
(P1.28)

LPC-TIM1 → TCR = 0x01; // counter at the edge
oo @ of CAP1.0
y - edge counting

int main(void) {

LPC-PINCON → PINSEL0 = 0;

LPC-GPIO0 → FIODTR = 0x00000FF0;
init_counters();

while(1) {

LPC-TIM1 → TCR = 2; // Reset counter TC=0

LPC-TIM1 → TCR = 1; // Start counter

Delay(); // wait 1 second

LPC-GPIO → FIOPIN = &rem, &reset LTC.
[LPC-TIM1 → TC] << 4,

// control on ALM trigger

y

* Not that important

1) Capture registers ($CRO - CR1$) - used to store instantaneous value of timer TC value

2) capture control register (CCR) Decides how capture event occurs (TC to CRO copy event)

CCR

bit	Symbol	Description
0	$CAPRQE \geq 1$	Capture Rising edge
1	$CAPRQE \geq 1$	Capture Falling edge
-	$CAPRIE \geq 1$	Interrupt event or $CAPM$

3 { ≥ 1 }

$CAPM$ " "

5 ?

Q. Capture TC into TC when the edge applied to C0.0 (P1.26) or C0.1 (P1.27).

void delay(void) {

LPC_SC \rightarrow PCCONP |= (1 << 1); // Parallel timer 0
 LPC_TIM0 \rightarrow CCR = 9; // capture on positive edge
^{C0.1 rising}
 001001 \rightarrow C0.0 rising

LPC_TIM0 \rightarrow TCR = 0x00000002; // Timer 0 reset

LPC_TIM0 \rightarrow EMR = 0x20; // set match bit upon match

LPC_TIM0 \rightarrow PR = 3000; // 1 ms

LPC_TIM0 \rightarrow

}

int main(void)

{

LPC_SGPIO \rightarrow PIOPIR = 0x00000004;

LPC_PTCNCON \rightarrow PINSEL3 |= (3 << 20) | (3 << 24),

while(1)

{

LPC_SGPIO \rightarrow PIOPIN = n (LPC_SGPIO \rightarrow PIODIR
 $\&$ 0x00000004);

delay();

y

y

Interrupts

A type hardware signal from device to request for a service.

In LPC 176X, the NVIC supports 35 vectored interrupts.
↳ Nested Vector Interrupt controller

Interrupt vector - Address of interrupt service subroutine
(ISR)

Interrupt vector of Interrupt Type N is stored at an offset of $N \times 4$ from base address of interrupt vector Table (IVT).

- * NVIC must be enabled to service request
- * The peripheral device must be enabled to generate interrupt when some event occurs, the INTR request is sent to NVIC.

In case of timer, there are 6 TINTKable flags
(4 in MCR, 2 in CCR)

When the event occurs the corresponding bit is set to automatically in ISR register for NVIC to find out occurrence of an event.

When I f NVIC is enabled to service timer interrupt it executes the corresponding ISR and gives the desired service to the timer.

Interrupt Registers .

Bit	Symbol	
0	MK0 Interrupt	O/I = Event occurred
1	MK1 "	
2	MK2 "	
3	MK3 "	
4	CK0 "	
5	CK1 "	

* writing logic 1 to IR that next interrupt zero has no effect when value present in IR

Q. Toggle LED connected to P0.2 every second while displaying status of switch connected to P1.0 on the LED connected to P2.0.
 ↳ Executed directly on NVIC

Void TIME10_IRQHandler(Void)

LPC_TIM0 → IR = ; // clearing interrupt
 ticks++; // To count 1 ms

if (ticks == 1000) {

ticks = 0;

LPC_GPIO_PIO0 → FIOPIN = ~1

LPC_GPIO_PIO0 → FIOPIN = 0x00000004;

enable and make
PA = 99;

(then is delay
y)

void init_timer0(void)

{

LPC_TIMO → TCR = 0x00000002; // Timer 0 start

LPC_TIMO → CTCR = 0x00; // Timer

LPC_TIMO → MRO = 2999; // For 1s

LPC_TIMO → ENR = 0x00;

LPC_TIMO → PR = 0;

LPC_TIMO → MCR = 0x00000003; Reset

// TC upon match0 and generate INT.

LPC_TIMO → TCK = 0x00000001; // Timer 0 enable.

return;

{}

int main(void)

, D.2 off(led)

LPC_GPIOD0 → FIODIR = 0x00000004; → P2.0

LPC_GPIOD0 → FIODIR = 0x00000001; D11(SWV)

init_timer();

NVIC - End of IRQ (TMR0_IRQHandler) // Timer 0 int
enabled in NVIC

while(1)

LPC_GPIOD0 → FIOPIN = (LPC_GPIOD0 → FIOPIN
0x01);

{}

{}

External Hardware Interrupt

System Control Block of ARM has SFR's to handle external hardware interrupts

LPC1768 has four external hardware interrupts:
EINT0-EINT3 in general represented as EINTX pins

P2.10 EINT0

P2.11 " 1

P2.12 " 2

P2.13 " 3

There are 2 types of interrupt triggers:

Level Triggered: Level 0 or Level 1

Edge Triggered: Rising or Falling edge

Registers associated with External Hardware Interrupts (EHI)

- 1) PINSSEL - To configure pins as External Interrupts
- 2) EXTINT - EXT interrupt flag register contains interrupt flags pEINT0, EINT1, EINT2, EINT3
- 3) EXT MODE - External Interrupt Mode register (level / Edge triggered)
- 4) EXT POLAR - External Interrupt Polarity (Falling / Rising edge, Active low / high)

- ★ Writing to a specific bit will clear corresponding interrupt.

EXT MODE	EXT POLAR	EINTx
0	0	Level 0
0	1	Level 1
1	0	Falling edge
1	1	Rising edge

Steps to Configure External Hardware Interrupts

- 1) Configure pins as external interrupts in PINSELx register.
- 2) Configure the EINTx as Edge / Level triggered in EXT MODE register.
- 3) Select the polarity (Falling / Rising Edge, Active Low / High) of the interrupt in EXT POLAR register.
- 4) Enable the interrupt by calling NVIC - EnableIRQ (EINTx_IRQn)
- 5) Clear any pending interrupts in EINTx on entering ISR.

Q. Toggle LED connected to P1.23 at each - w edge
of the input applied at P2.12 (EINT2) fm 1)

void EINT2_IRQHandler(void);

int main(void)

{

SystemInit();

SystemClockUpdate();

LPC_PINCON->PINSEL4 |= (1 << 24);

// P2.12 as EINT2 fm -1

LPC_GPIO1->FIODIR = 0x00800000;

// P1.23 assigned output

LPC_SC->EXTMODE = 0x00000004;

~~LPC_S~~ // EINT2 is initiated as edge sensitive or level

System Control Block

LPC_SC->EXTPOLAR = 0x00000000;

NVIC_EnableIRQ(EINT2_IRQn);

while(1);

y

Void EINT2_IRQHandler(void){

LPC_ESC->EXTINT = 0x00000004;

// clear the interrupt

LPC_GPIO1->FIOPIN = ~ (LPC_GPIO1->FIOPIN);

y

Toggling Operation

- Q. Toggle LED connected to P1.23 whenever switch connected to P1.12 (EINT2, pin-01) is pressed. LED remains ON as long as the switch is pressed. logic output.
- Continuous press - LED on.

int main(void)

{

LPC->PINCON → PINSEL4 = (1 << 4); // P1.12 as 0/1

LPC->GPIO1 → FIOPIR = 0x00800000;

// P1.23 as 0/1

LPC->SC → EXIMODE = 0x00000000; // Eint2 as
// level-0 sensitive

→ NVIC_EnableIRQ(EINT2_IRQn); // Automatically
while(1); executes EINT2 IRQ Handler

→ As long as button is pressed it keeps executing

Void EINT2_IRQHandler(void)

{

LPC->SC → EXTINT = 0x00000004; // clear the
interrupt

LPC->GPIO1 → FIOSET = 1 << 23; // LED ON

for(i=0; i << 255; i++);

LPC->GPIO1 → FIOCLR = 1 << 23; // LED OFF

Q. Program to stop displaying 7 segment
on button press

1 button to stop \rightarrow IR Q

1 button to restart \rightarrow Main program

GPIO Interrupts

Only Supported in Port 0 & Ports

They are edge triggered.

Falling Edge Interrupt

Enables falling edge detected interrupt in which 'x' the group number, either 0 or 2. To turn on falling edge interrupt of pin, set corresponding pin to '1'.

Ex:

To enable P0.3 as falling edge
 $LPC_GPIOINT \rightarrow IOIntEn[1] = (1 < 3)$

read only

Rising Edge Interrupt

Enables rising edge detected interrupt. In which 'n' is the group number to turn on rising edge interrupt of pins set the corresponding pin to 1.

Ex:

To enable P0.5 and 0.5 as rising edge interrupt

$LPC_GPIOINT \rightarrow IOIntEn[1] = ((1 < 3) | (1 < 5))$

All GPIO interrupt are connected to EINTS interrupt source.

 You need to turn EINT3_IRQm ON in order to use GPIO interrupt

`NVIC_EnableIRQ(EINT3_IRQm);`

GPIO registers

Setting for

Port 0, Port 1

IntState → GPIO overall interrupt status

IntEn → GPIO interrupt enable using edges 1 → Port 0
2 → Port 1

IntEnf → GPIO interrupt for falling edge

IntStatR → GPIO interrupt status for rising edge
↳ setting for Port 2

IntStatF → falling

IntClr → GPIO interrupt clear → setting for Port 2
↳ only single register
↳ only one will be serviced when both
falling and rising.


Joint Status Register

Bit	Symbol	Value	Description
0	Port 0	0	No pending interrupts
		1	Pending interrupts
1	Port 1	-	

2	P2Int	0
	Port	1

There are no pending interrupts
There is at least one pending
interrupt

31:2



main()

{

LPC->PINCON \rightarrow PINSEL0 = value

LPC->PINCON \rightarrow PINSEL2 = value

\rightarrow Input

LPC->GPIO0 \rightarrow FIODIR = 0 << 2 \Rightarrow P1P

LPC->GPIO0 \rightarrow FIODIR2 = 0 << 0 O/P

13th interrupt handler for GPIO

NVIC_EnableIRQ(FIEN13 - IRQN);

LPC->GPIOINT \rightarrow IO0INTENR = 1 << 2;

while(1){ // other task / fm operations}

LPC->GPIOINT \rightarrow IO0INTENF = 1 << 2;

^

y

Void EINT3 IRQ Handler(void)

n=LPC->GPIOINT \rightarrow IO0INT StatR;

(n & 0x1 << 2);

if(n){

LPC->GPIO1 \rightarrow FIOPER = 1 << 0;

y=LPC->GPIOINT \rightarrow IO0INTStatR;

y = (y & 0x1 << 2);

LPC_GPIODat \rightarrow FIOINTCLR = 1 << y
if (y) \$
LPC_GPIODat \rightarrow FIOLCK = 1 << o;

y

Analog to Digital Converter

- The ADC block in LPC1768MC is based on Successive Approximation Register (SAR) conversion method.
- The ADC module uses 12 bit SAR.
Analog I/P voltage 0-3.3V
- Maximum 8 multi analog input can be converted to digital (multi-classing).

★ $V_A = (V_{REFP}/2^N)$

$V_{REF} = 3.3V$ reference voltage of ADC.
 $V_A \propto \text{Dig D/P} \times K$

$$\frac{3.3}{2^{12}} = 0.805 \text{ mV}$$

$$V_A = 0.805 \text{ (Dec Pg)}$$

$$V_A = 0.805 \times (\text{D}) \text{ Dig D/P Voltage}$$

$$V_A \approx 0.805 \times 2$$

$$V_{A_{max}} = 0.805 \times 4095 = \text{FFF}_{16}$$

close to $(3.3 - 0.805)$

Whenever I/P changes by 0.805 mV o/P changes by +1

ADCR - A/D Control Register

Bits	Symbol	Value	Description
7:0	SEL		Used to select which channels are to be converted
15:8	CLKDIV		Division factor for clock 00 to be used by default
16	Burst	1	Only when burst bit = 1 then concurrent conversion will take place
	0		Conversions soft can controlled and require 65 clocks.
			Start bits must be 000 when burst=1 or conversions will not start. If Burst is set to 1, the ADHINTEN bit in ADINTEN must be 0
20:17			Reserved
21	PDN	1	Power ON
		0	Off
23:22	Reservd		
26:24	Start	000	Not start for Burst
		001	Start conversion now → for SW
		Others irrelevant	
27	Edge	1	Start conversion falling edge
		0	Start conversion on rising edge
31:28	Reservd		

ADD.0 - P0.23 FN01
 ADD.1 - P0.24 FN01
 ADD.2 - P0.25 FN01
 ADD.3 - P0.26 FN01
 ADD.4 - P0.27 FN03
 ADD.5 - P0.31 FN03
 ADD.6 - P0.3 FN02
 ADD.7 - P0.2 FN02

A/D Global Data Register (APGDR)

- It holds the result of most recent A/D conversion that has completed

Bit	Symbol	Description
12 bit		
3:0	-	Reserved
15:4	result	or Output value
23:16	reserved	
26:24	cHW	This These bits contain the channel from which result bit were converted
	(Channel ID)	
29:27	reserved	
30	overrun	The result is 1 in burst mode if results of one or more conversions was lost and overwritten before the conversion.
31	Done	Bit is set to 1 when A/D conversion completes.

A/D Data Register (APP R0-to-ADDR7)
Each channel has one data register

3:0	Reserved	
15:4	Result	
29:16	Reserved	
30	Overshoot	Bit is 1 if one or more conversions were lost
31	Done	Bit is set to 1 when A/D conversion completes.

A/D Interrupt Enable Register (ADINTEN): This register allows control over which A/D channel generate an interrupt.

Bit	Symbol	Value	Desc.
0	ADINTENO	0	Completion of conversion on ADC channel 0 will not generate interrupt
:		1	Will generate interrupt on completion of conversion
1	ADINTEN1		
:			

8	ADGINTEN0	Only individual ADC channels & enabled by ADINTEN7:0 will generate interrupts
		This bit must be set to 0 in burst mode.
1	Only global done flag in ADDR is enabled to gen interrupt	
29:17	Reserved	

A/D Status Register

contains all done & overrun flags

Bit	Symbol	Description
0	Done 0	Moving done flag status from result register for A/D channel 0
1	Done 1	

7 Done 7
8 Overrun

15 Overrun?

16 ADINT This bit is the A/D interrupt flag. It is one when any of the individual A/D channel done flag is asserted and enabled to contribute to the A/D interrupt via the ADINTEN register.

Q. ADC software mode for 2-channel concurrent conversion.

main(Void){

 // P1.30 as ADO.4, P1.30 as ADDO.5
 LPC_PINCON = PINSEL3 = (3<<8) | (3<<10);

LPC_ADC → ADINTEN = 0

 while(1)

 {

selected channel 4

 LPC_ADC → APCR = (1<<4) | (1<<2) | (1<<4);
 poweron 001 ^{4 bit} _{not enable}
 conversion

 while(((temp4 = LPC_ADC → ADDR4) & (1<<3)) == 0);
 // wait till done bit becomes 1.

temp4 = LPC_ADC → ADDR4; at 15-4

temp4 >> = 4

temp4 &= 0x0000FFFF

 {

channel 5

 LPC_ADC → ADCL = (1<<5) | (1<<2) | (1<<24);
 for(i=0; i<2000; i++);
 while((temp5 = [LPC_ADC → ADDRS5] &
 (1<<31)) == 0);

temp5 = LPC_ADC → ADDRS5;

temp5 >> = 4;

temp5 &= 0x0000FFFF; // 12bit APC

 y

Q.2) ADC burst mode for 2 channel concurrent conversion.

int main(Void)

P1_51 ADP#0.5

P1_30 PPA#D04 and

LPC_P2CON \rightarrow PINSEL3 = (3<<2) | (3<<0);

LPC_ADC \rightarrow ADCR = (1<<4) | (1<<5) | (1<<16) | (1<<1);

//Enable CH4 and S as burst with ADC conversion
Burst bit

LPC_ADC \rightarrow ADINTEN = (1<<4) | (1<<5);

//Enable done for INTR.

NVIC_EnableIRQ(ADC_IRQn);

while(1);

y

Void ADC_IRQHandler(void)

{ int channel, tank, result;

Orbital data reg

channel = (LPC_ADC \rightarrow ADGDR >> 4) $\&$ 0x07 \rightarrow 3 bits in

Burst = (LPC_ADC \rightarrow ADGDR >> 4) $\&$ 0xF00;

if (channel == 4) $\quad \quad \quad$ '1s-4 result'

x

tank 4 = (LPC_ADC \rightarrow ADDR4 >> 4) $\&$ 0xFFFF,

//Read to clear done flag

else if (channel == 5)

y

tank 5 = (LPC_ADC \rightarrow ADDRS >> 4) $\&$ 0xFFFF

//Read to clear done flag

p

~~To learn from slides / Lab manual~~

Q. Display input analog voltage and display on LCD.

OIP Analog I/P 1.1V \rightarrow 0 - 3.3V
ADC Output 0x555

DAC

DAC used in audio equipment like music players

Types of DAC:

- i) Switched resistor
- ii) R- Δ R Ladder DAC \rightarrow Resistor String
- iii) Successive Approximation DAC

Simplest method to implement PWM functionality of a timer peripheral.

Resolution - No. of possible values DAC unit can produce - 18, 4 values

DAC channel Port/Pin	Pin Func ⁿ	Associated PINSEL
Aout	P0.26 0 - GND, 1 - ADO[3], 2 - AOUT, 3 - RD3 $3.3V$, $0V$ 1024	20, 21 bits of PINSEL ₁

$$V_{AOUT} = \frac{VALUE}{1024} * (V_{REFP} - V_{REFN}) + V_{REFN}$$

$$\Delta V_{AOUT} = \frac{VALUE}{1024} * V_{REFP}$$

LPC1768 has only a single DAC channel. The remaining pins related to power.

Registers in DAC

DACR → Analog to digital to conversion

DA_CTRL & DA_CNTVAL → Implement

DACR - Contains digital value - Volt must be converted into analog.

Bit [S:0] : Reserved

Bit [15:] - value after a new value is written to this field, given settling time selected using Bits 16 & 17, we get converted Analog voltage at output.

Bit [16] - Bias - setting this bit to 0 settling time of 1 us max with max current of 700 nA at max 1 MHz.

Setting it to 1 will select settling time of 2.5 us but reduce max current of 300 nA at max 400 kHz.

Bit [31:17] - Reserved.

Square Wave

```
#define Voltage 1024
#define freq 120000
```

```
int main(void) {
    uint32_t m;
    LPC_PINCON->PINSEL1 |= (1<<21);
    while(1) {
```

```
LPC_DAC->PACR = (Voltage/2 << 4);
for (m = freq; m > 1; m--)
```

```
LPC_DAC->DACK = (Voltage << 4);
for (m = freq; m > 1; m--)
```

}
}

Triangular Wave

```
#define Voltage 1024
```

```
int main(void) {
    uint32_t i = 0;
```

```
LPC_PINCON->PINSEL1 |= (1<<21);
while(1)
```

{

```
for (i = 0; i < Voltage; i++) } +ve half
LPC_DAC->DACK = (i << 6);
```

```
for (i = Voltage; i > 0; i--) } -ve
LPC_DAC->DACK = (i << 6);
```

}

Sim Wave of voltage during overvolt

$$y = A + A \sin \theta$$

where $A = 1.25$ V/mill voltage scale

For $\theta = 7.5^\circ$

Yr ATASIO

$$= 1.25 + 1.25 \sin 7.5$$

$$= 1.41315V$$

$\text{For } \text{Z}_\text{S} \rightarrow \text{Ox}_\text{ff}$

then $1.4135 \rightarrow$

$$X = (2.5 \times 1.41315) / 2.5$$

$$\therefore 143.57 - 144 = 90H$$

```
#include<IPC17xx.h>
```

```
int count = 0, sineValue, value;
```

unsigned char sine_table[49] = {0x80, 0x90, 0xA1,
0xB1, 0xC0, 0xCD, 0xDA, 0xE5, 0xEE, 0xF6,
0xFB, 0xFE, 0xFF}.

int min(Void){

LPC - PINCON → PINSEL1F (1<<21);

$$c_{\text{ant}} = 0.$$

while(i){

```
for (count=0; count<=48; count++) {
```

Sine value = sine[#] tab[cont];

Value = $\sin \theta$ Value << 8

$$LPC - PAC \rightarrow DACR = value$$

Serial Communication


- The process of sending data sequentially over a computer bus is called as serial communication, which means the data will be transmitted bit by bit.
- Serial communication is slower than parallel but used for long distance data transmission due to lesser cost.

Characteristics:

- 1) Band Rate - Bits transmitted per second.
 - 2) Stop Bits - Used for a single packet to stop the transmission which is denoted as "T".
 - 3) Parity Bit - Simplest form of checking the errors.
Ex: if 011 is a number parity bit = 0; even parity as 1/6 numbers)
- RS232 is a standard protocol used for serial communication.
 - Universal Asynchronous Data Receiver & Transmitter (UART) used in communication with RS232 for transferring data.

UART typically used for communication b/w microcontroller and a computer

UART is a full duplex communication hence it needs 2 wires b/w the communicating device. They are called TX and RX.



Start Bit = 0 \Rightarrow Indicates data about to be transmitted

UART1 adds full modem control and handshaking support

- UART0 - used for in-system programming
- UART0 & 1 are enabled after reset

• UART2 & 3 also available.

- RXD0 - RXD3 \rightarrow Used for transmitting
- TXD0 - TXD3 \rightarrow Transmitter

Registers

RBR - contains recently received data

THR - contains data to be transmitted

FCR - FIFO control register

LCK - controls VAK frame format

DLL, DLM - M+T/Last SB of UART & baud rate generator

LCR (Line Control Register)

0	1	0	00	0	0	11 → 0x12
31:8	7	6	S:4	3	2	1:0

Reserved DLAD Break detect Parity select Parity enable Stop bit Word length select select

* Bit 1:0

00 - S bit

01 - (bit

⋮

⋮ 1 - 8 bit

* Bit 2 Stop, number of bits

0 - 1 Stop bit

1 - 2 Stop bits

* Bits

0 - disabled parity enable and checking

1 - Enable parity "

* Bits 5:4 To select type of parity

00 - odd parity

01 - even parity

10 - Forced '1' stick parity

11 - Forced '0' stick parity

Bit 6: Break control

- 0 - Disable Break transmission
- 1 - Enable break " O/P for UARTA
TXD is forced to logic 0

Bit 7 - DLA; Division latch access bit

- 0 - Disable access to divisor latch
- 1 - Enable "

$$\text{Bandwidth} = \frac{\text{Pclk}}{(16 \times (\text{SC} \times \text{DLW} + \text{PLL}) + (1 + \frac{\text{DIVAddVal}}{\text{MulVal}}))}$$

PCLK SELx register contains PCLK clock info for all clock dependent peripherals in which bit 6, Bit 7 set as UART clock.

UART_PCLK

0

*

:

3

$\text{DIVAddVal/MulVal} = 0$

PCLK

System freq/4

System freq

System freq/2

System freq/8

For

$$\text{#UXPLL} = \frac{\text{Pclk in Hertz}}{16 \times \text{Derived - BandRate}}$$

16 byte FIFO for Receiver/Transmitter

- Thus it can store 16 bytes of data received on UART without overwriting. If the data is not read before the queue(FIFO) is filled then the new data will be lost and the overrun error bit will be set.

Steps for configuring UART0

- 1) Configure GPIO pin for UART0 function by using PINSel register.
- 2) Configure FCR for enabling the FIFO and reset both the Rx/Tx FIFO.
- 3) Configure LCR for 8-data-bits, 1stop bit, disable parity and enable DLAB.
- 4) Get PCLK for from PCLKSELx register 7-6 bits
- 5) Calculate DLM and DLL values for required baudrate from PCLK.
→ 1600
- 6) Update the DLM, DLL with the calculated values
- 7) Finally clear DLAB to disable the access to DLM, DLL

Now UART will be ready to transmit/receive data at specified baudrate.

Only receiver
they will be 1
For both
receive actions $M + T_n = 0$

31:8 Reserved	7:6 RX trigger	5:4 Reserved	3	2	1	0
→		DMA mode	TX FIFO next	"	RX FIFO mode	

0 0 1 1 1

2) $0x07$

Void UART0_Init(void)

2

LPC_SC → PCONP = 0x00000008; //uart peripheral
 LPC_PINCON → PINSEL01 = 0x00000000;
 device
 [LPC_UART0 → LCR = 0x00000083; //enable divisor
 [LPC_UART0 → DLM = 0x00; //batch, parity disable, 1 stop
 [LPC_UART0 → DLL = 0x13 //bit, & bit rate key
 [LPC_UART0 → LCR = 0x00000003; //Disabling access
 [LPC_UART0 → FCR = 0x07; //transmit receive both
 [LPC_UART0 → IER = 0x03; //Transmit and receive
 interrupt

→ For selecting TX0[PO.2 → 5:4] and RX[PO.3 → 7:1] of
 UART0.

→ Selects baud rate as 9100 bps.

↳ NVIC_EnableIRQ(UART0_IRQn)

3

Pulse Width Modulation (PWM)

Used to control amount of power delivered through a pin.

The width of the pulse i.e. the duration for which pulse stays on in a period is varied. Here it is called pulse width modulation.


$$\text{Duty cycle} = T_{on}/(T_{on} + T_{off})$$

$$\text{Duty cycle \%} = T_{on} * 100 / (T_{on} + T_{off})$$


Duty cycle is varied to vary intensity of bulb.

Types of PWM

- 1) Single Edge PWM : Pulse starts at beginning of period.



- 2) Double edge PWM : Both the edges can be modulated and hence pulse is placed anywhere in period.



$$V_{Avg} = \text{Duty cycle} * V_H$$

In LDC 1768 6 PWM O/P

PWM 1.1

P1.18 / P2.0

PWM 1.2

P1.20 / P2.1 / P3.25

PWM 1.3

P1.21 / P2.2 / P3.26

PWM 1.4

P1.23 / P2.3

PWM 1.5

P1.24 / P2.4

PWM 1.6

P1.26 / P2.5

Mon 6 single edge PWM

Mon 5 double edge PWM

PWM channel Single Edge PWM Set By Reset Double Edge PWM Set By Reset

	M0	M1	M0	M1	T/A
1					
2	M0	M2			
3	M0	M3			
4	M0	M4			
5	M0	M5			
6	M0	M6			

PWM Timer Control Register (PWM1TCR)

Bit 0	Counter Enable	→ PWM timer counter and prescale counter enabled
Bit 1	Counter Reset	→ PWM timer counter and prescale counter reset or next timer step
Bit 3	PWM enable	1 → PWM mode enabled TC will be reset to 1

MRO → PWM cycle

PWM Counter Control Register (PWM1CTCR)

Dit	Symbol	Value	Description
1:0	counter/ timer	00	Timer mode: TC incremented when prescaler counter reaches PC register
0	PCAP1	01	Counter mode: TC incremented on rising edges
1	PCAP1	10	TC incremented on falling edge
1	PCAP1	11	TC incremented on both falling and rising

3:2 counter/timer
select

when bits 1:0 all not 00 these bits select which PCAP pin carries signal used to increment TC.

00 PCAP1:0

01 PCAP1:1

DWM Match control Register

Bit	Symbol	Value	Description
0	PWMMR0I	S1 { 1	Interrupt on PWM MR0 matches PWMTC
	I	{ 0	Interrupt is disabled
1	PWMMR0R	S1 { 1	Reset on PWM MR0
	R	{ 0	Disabled
2	PWMROS	S1 { 1	Stop on PWM RO. The PWMTC will be stopped and PWMTC.RCRO will be set to 0 if PWM RO matches PWMTC.
		{ 0	Disabled

11/4 times wait till MR6 till line 20

PWM Capture Control Register

Bit	Symbol	Value	Description
0	Capture on PCAP1.0 rising	0	Disabled
		1	Synchronously sampled rising edge on the (PCAP1.0) will cause CR0 to be loaded with contents of TC
1	Capture on PCAP1.0 falling edge	0	Disabled
		1	"Button" falling edge
2	Interrupt on PCAP1.0 event	0	Disabled
		1	ACRO load due to a (PCAP1.0) event will generate an interrupt.

5 till PCAP1.1 ← CR1

PWM control register (PWMICK)

Bit	Symbol	Value	Description
1:0	reserved	-	-
2	PWMSEL2	1	Select double edge controlled mode PWM ₂

0 " Single edge

6	PWMSEL6	1	"	PWM6 on
8:7	reserved		"	PWM6 off

9	PWMENA1	1	PWM1 off enabled
		0	" disabled

14	PWMENA6	1	PWM6 off enabled
		0	" disabled


31:15 unused

PWM Latch Enable Register (PWM1LEK)

MRD	0	Enable PWM0 match latch	Writing one to this bit allows last value written to PWM match Registers to become effective when next timer is reset by PWM match event
-----	---	----------------------------	---

MR6	6	Enable PWM1 match latch
-----	---	----------------------------

Single edge PWM 1.4



Pwm Interrupt Register (PWM IRR)

Bit	Syntax	Description	Channel
0	PWM MR0	Interrupt flag for PWM match	0
3	PWM MR3	"	Channel 3
4	PWM CAP0	Interrupt flag for capture port 0.	
5	PWM CAP1	"	
7:6	reserved		
8	PWM MR4 interrupt	Interrupt flag for PWM match	channel 4
10	PWM MR6	"	channel 6
31:11	reserved		

To generate intensity of LED connected to PWM1.4
P1.23 from "2"

Void PWM1_init(void) {

LPC_PINCON \rightarrow PWNSEL3 = 2 << 4; PWM1.4 selected

LPC_PWM1 \rightarrow PR = 0x00; //Set frequency : Fclk

LPC_PWM1 \rightarrow PCR = 0xA100; //PWM1.4 select single edge

LPC_PWM1 \rightarrow MCR = 0x03; //Reset and interrupt on PWM1MR0

LPC_PWM1 \rightarrow MRO = 80000; //Setup match register MRO

LPC_PWM1 \rightarrow MRY = 50; //Setup match register MRY

- LPC_PWM1 \rightarrow LER = 0x7F; //enable shadow copy

enable
hardware
handler

(LPC_PWM1 \rightarrow TCR = 0x07); //Enable PWM and counter

LPC_PWM1 \rightarrow TCR = 0x02; //Reset TC and PC

NVIC_EnableIRQ(PWM1_IRQn);

return;

Y
Void PWM1_IRQHandler(void) {

LPC_PWM1 \rightarrow ITR = 0x01; //Clear interrupt

if (Flag == 0x00) {

Increasing

LPC_PWM1 \rightarrow MRY += 50;

LPC_PWM1 \rightarrow LER = 0x7F;

if ((LPC_PWM1 \rightarrow MRY >= 29900) &

Flag == 0xFF) {

p

Y

→ Dev reading
else if (flag == 0x66) {

LPC_PWM1 → MR4 = 50;

LPC_PWM1 → TCR = 0x7F

if (LPC_PWM1 → MR4 < 100) {
 flag = 0x00;

}

5

Retrieval & transmit code

Q

Message - "Failures are stepping stones to success"
TxDO(P0.2, fn2) at 9600 baud, 1-start, 1-stop
and 8 bit data, PCLK = 3MHz
include

A.) $\#include <\text{LPC17xx.h}>$

Void delay(unsigned int n1);
Void UART0_Init(Void);
Void UART0_IRQHandler(Void);

unsigned long int t=0, i=0;
unsigned char tno_flag = 0; *Failures are stepping stones to success*
unsigned char *ptr, arr[] = "MIT MAHE Success"

int main(Void){

SystemInit();

SystemCoreClockUpdate();

UART0_Init();

while(1){

ptr = arr;

while(*ptr != '10') {

LPC - UART0 \rightarrow THR = *ptr++,

/ THR contains data to be transmitted

while(tno_flag == 0x00) {

tno_flag = 0x00;

}

for(i=0; i<500; i++)

delay(625);

}

Void USART_Init(Void) {

LPC_SC->PCONP |= 0x08; // USART peripheral

LPC_PINCON->PINSEL0 |= 0x2 << 2;

LPC_USART->LCR = 0x83; // enable divisor
latch, parity disable, 1 stop bit,
8 bit word length line control reg

LPC_USART->DLR = 0x00;

LPC_USART->DLL = 0x13;

LPC_USART->LCR = 0x03; // for both receive
and transmit

LPC_USART->FCR = 0x07; // transmitter and receiver

LPC_USART->IER = 0x03; // select transmit
and receive interrupt

NVIC_EnableIRQ(USART IRQm),

}

Void USART_IRQHandler(Void) {

unsigned long int stat;

Int_stat = LPC_USART->IIR; // reading data from IIR

Int_stat = Int_stat & 0x06; // masking other than
// transmit int & receive data indicators

If ((Int_stat & 0x02) == 0x02)

tx0_flag = 0xff;

}

Void delay(unsigned int n) {

for (n = 0; n < 1; n++)

y

y

Q. LPC1718, Switch P2.10, Aout P0.26 m_3
 Peak Amp = 3.3,
 Switch ON \rightarrow 2 kHz
 Switch OFF \rightarrow 4 kHz

Mid Voltage = 1.65

$Y = A + A \sin(\theta)$ Sampling for every 30°

$$Y = 1.65 + 1.65 \times \sin(30) = 2.475$$

Considering Output as 8 bit

Max O/P = 8 ON FF

$$30^\circ 3.3V = 0x66$$

$$\text{then } 2.475 = \frac{2.55 \times 2.475}{3.3} = 191.25 = 191 = 0xBF$$

Similarly Sin table can be computed

$$\omega = \frac{1}{2 \times 10^3} = \frac{1000}{2} = 500 \text{ s}^{-1} \quad 0.5 \times 10^{-3} \text{ s} = \text{Time Period}$$

* As per slides, $T_d = T/12 \Rightarrow \frac{0.5 \times 10^{-3}}{12} = 0.042 \times 10^{-3}$
~~= 42 Ns~~

$$T_d \text{ for } 4 \text{ kHz} \Rightarrow \frac{0.25 \times 10^{-3}}{12} = 20 \text{ Ns}$$

Code

```
#include <LPC17xx.h>
```

```
int m, count=0, sineValue, value;  
unsigned char sineTab[12] = {2, 0x30, 0xBF  
... };
```

```
int main (void)
```

```
{
```

```
SystemInit();  
SystemCoreClockUpdate();
```

```
LPC_PINCON → PINSEL = 3<<20, P0/1P0.24fn-3
```

```
while(1){
```

```
for (count=0; count <= 11; count++) {
```

```
sineValue = sineTab[count];
```

```
value = sineValue << 8;
```

```
LPC_DAC → DACR = value;
```

```
if (LPC_GPT02 → FIOPTN A (1<<10))
```

```
    // If key is pressed
```

```
LPC_TIM0 → MRO = 125
```

```
1 / (MR+1) × = 3 × 10-6 × 42 × 10-6 126, MR = 126 - 1
```

```
delay();
```

```
}
```

```
else
```

```
{
```

```
LPC_TIM0 → MRO = 60
```

```
MR+1 = 3 × 10-6 × 20 × 10-6
```

```
delay();
```

```
y
```

```
y
```

```
y
```

void delay() {

LPC_TIM0 → TCR = 0x02;

LPC_TIM0 → EMR = 0x20;

LPC_TIM0 → PR = 0;

LPC_TIM0 → MCR = 0x04;

LPC_TIM0 → TCR = 0x01;

while (!(LPC_TIM0 → EMR & 0x01)),

return;

}