


Q4 Interface an 8-bit DAC 0808 to 8086 through 8255 in IO mapped IO technique. Write a program to generate:-

- Square wave
- Triangular wave
- Ramp



The port addresses and the addresses of the CWR may be ~~add~~ decoded from this ~~int~~ interfacing as:-

A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
1	0	0	1	1	0	0	0	= 98H = PORT A
1	0	0	1	1	0	1	0	= 9AH = PORT B
1	0	0	1	1	1	0	0	= 9CH = PORT C
1	0	0	1	1	1	1	0	= 9EH = CWR

Decided by chip select logic

The control word will be 80H.

a) Program for square wave.



MOV AL, 80H : Initialise all ports as output

OUT 9EH, AL : Loads CWR

UP: MOV AL, 00H

OUT 9AH, AL : Output 00 for 0V level.

CALL DELAY : Call delay.

MOV AL, FFH : Output FF for 5V level.

OUT 9AH, AL

CALL DELAY : Call delay

JMP UP

b) Program for triangular wave.



MOV AL, 80H : Initialise all ports as output

OUT 9EH, AL : Load CWR

BEGIN: MOV AL, 00H : Output 00 for 0V level

UP : OUT 9AH, AL : Output 00 for 0V level

INCL AL : To raise wave from 0V to 5V increment  
A

CMP AL, 00H

JNZ UP : Jump up till rising edge is reached i.e.  
5V

MOV AL, FFH

UPI: OUT 9AH, AL

DEC AL

: To fall wave from 5V to 0V decrement AL

CMP AL, FFH

JNZ UPI

: Jump up till falling edge is reached, i.e. 0V

JMP BEGIN

c) Program for Ramp wave



MOV AL, 80H : Initialise all ports as output.

OUT 9EH, AL : Loads CWR

MOV BL, FFH : Take FFH in B analog equivalent to 5V.

RAMP: MOV AL, BL : Copy to AL

OUT 9AH, AL : And output it on the port.

DEC BL : To generate ramp wave this 5V is continuously decreased till 0.

JNZ RAMP : Jump to RAMP if not 0

MOV BL, FFH : To generate the same wave this procedure is repeated

JMP RAMP

HLT