


Q1 Interface 8255 with 8086 in Memory Mapped I/O.  
Give the Port addresses.

→ In this type of I/O interfacing, the 8086 uses 20 address lines to identify an I/O device is connected as if it is a memory register. The 8086 uses same control signals and instructions to access I/O as those of memory. In the figure below, RD and WR signals are activated when M/I $\bar{O}$  signal is high, indicating memory bus cycle. Address lines A<sub>0</sub>-A<sub>1</sub> are used by 8255 for internal decoding. To get absolute address, all remaining address lines (A<sub>2</sub>-A<sub>19</sub>) are used to decode the address for 8255. Other signal connections are same as in I/O mapped I/O.



Register	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Address
Port A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000H
Port B	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	00002H
Port C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	00004H
Control register	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	00006H

I/O Map