
01 Interface 8 255 with 8086 in Memory Mapped IO. Crive the Port addresses.

> In this type of I/O interfocing, the 8086 uses 20 address lines to identify on 1/0 device is connected as if it is a memory legister. The 8086 uses same control signals and instructions to access 110 as those of memory In the figure below, RD and WR signals are activated when M/10 signal is high, indicating memory bus cycle Address lines Ao - A, are used by 8255 for internal deciding. To get absolute address, all remaining address lines (A3-A19) are used to decade the address back 8255. Other of signal commetteens are same as in I/O mappel I10



Memory Mapped I/O.

Register A19 A18 A17 A16 A15 A14 A13 ALL A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address H 80000 0 0 00002H Port B Port C 0 00004 H Control register 00006H 0

I/O Map