
O7 Deave and emplain block diagram of 8279.

- 8279 microphocessor consists of four main sections:
 - 2. Scan Section.
 - 3. 8279 keyboard section.



Block Diogram of 8279

- 1. CPU Interface and Control Section This section consists of data buffers, 1/0 control, control and timing registers and control logic;
- . Data Buffer The dots buffers are 8-bit bi-directional buffer that connect the internal data bus to the enternal data bus.
 - · 1/0 Control The 1/0 Control section uses the Ao, CS, RD and WR signals to control data flow to and from the various internal registers and buffers. The data flow to and

from the Block Diagram of 8279 is enabled only when CC=0; otherwise the 8279 signals are in a high impedance state. The Block diagram of 8279 interprets the data given ordesired by the CPU with the help of Ao, RD and WR signals.

Ao	RD	WR	Interpretation
0	1	0	Data from CPU to 8279
0	0	1	Data to CP U from 8279
1		0	Command word from CP V to 8279
	0	1	Status word to CPV from 8279
	Ao	Ao RD O I O O I I O	Ao RD WR 0 1 0 1 1 0 1 0 1

- Control and Timing Registers The control and timing register store the Reyboard and display modes and other operating conditions brogrammed by the CP v. The modes are programmed by sending the proper command on the Lata lines with Ao = 1.
- Timing Control The timing Control Consisted basic timing Counter chain. The first Counter is divide by N prescaler that can be programmed to give an internal frequency of 100 KHz. The other Counters divide down the basic internal frequency, to provide the proper peysion, row scan, keyboard matrin scan, and display scan times.
- 2. Scon Section The scan section has a scan (ounter which has 2 modes: Encoded mode and decoded mode.
 - Encoded Mode In the Encoded mode, the scan Counter provides a bindry Count from 0000 to 1111 on the four scan lines (\$C3-5Co) with octive high outputs. The bindry counter must be enternally decoded to provide 16 scan lines.
 - Decoded Male In the decoded made, the internal decoder decodes the least significant 2 bits of binary Count and provides four possible Combinations on the Scan lines (SC3-SCo):1110, 1101, 1011) and 0111. Thus the output of decoded scan is active low.

hydroard section - This vection consists of return buffers, keyboard below debounce and control, FIFO/sensor RAM and FIFO/sensor II II M status. There functions depend on selected keyboard modeout of three keyboard input modes: scanned keyboard, sensor Matrix and sto stroked input.

" Notestern buffers - The 8 return lines (R & - R Lo) are buffered and latched by the return buffers during lock row scan in scanned key hourd or sensor matrix imade in straked input made, the contents of the return lines are transferred to the FIFO RAM on the

histing edge of the CNTL/STB line pulse.

* Kytoard debource and control - Keyboard and Ilbourcing control is enabled only when scanned keyboard mode is selected. In the scanned keyboard mode, between lines are scanned, looking for key closures in that row. If the debource circuit betects a close sweetch, it wasts about lomsec to check if the switch remains closed.

· FIFO/sinsor RAM - This is a dual function 8×8RAM. In scanned keyboard and strobbl input modes, it is a FIFO each new entry is veritten into sucessive RAM positions and then read in order of entry. In sensor matrix made, the memory is referred to assensor

· FIFO/sensor RAM status - FIFO RAM status Reeps track of the number of characters in the FIFO and whether it is fully or empty. The status logic also makes IRQ signal high when the FIFOis not empty, which can be used to interrupt CPU telling that key press is detected and kyrode is available in FIFO KAM

4. Display Section - The display section consists of display RAM, display address registers and display registers.

· Display RAM - It is 16 x 8 RAM, which stores the Lisplay codes for 16 digits. It can be occased directly by CPU. In decoded mode, 8279 uses only first four locations of display RAM. In encoded mod, Block Diagram of 8279 uses first eight locations for

- 8 digit display and all 16 lorntions for 16 digits display.
- Display address registers The display address registers hold the address of the byte currently being written or read by the CPV and scan count value. The read/write addresses are programmed by CPV command. If set in auto increment mode, address in the address register is incremented for each read or write.
- · Display registers Display registers are two 4-bit registers

 A and B. They hold the bit pattern of character to be displayed

 The Contents of display registers A and B can be blanked and

 inhibited individually