
SINGLECYCLE ARCHITECTURE



The following design is implemented using verilog HDL in Xilinx 14.7 software.

Instruction Format

Instruction	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add	0	0	0	0	rs			rt			rd			Х	Х	Х
sub	0	0	0	1	rs			rt			rd			X	Χ	Χ
addc	0	0	1	0	rs			rt			rd			Х	Х	Х
addic	0	0	1	1		rs			rt		imm(6bits)					
shift	0	1	0	0		rs			rt		X X shiftAmt(4bits)					
mul	0	1	0	1		rs			rt		Х	Х	Х	Х	Х	Х

Control circuit

Instruction		Орс	ode		regWrite	regDst	aluSrcB(2b)	aluSrcC	aluOp(2b)	hiWrite	loWrite	flagWr
add	0	0	0	0	1	1	0	0	0	0	0	1
sub	0	0	0	1	1	1	0	0	1	0	0	1
addc	0	0	1	0	1	1	0	1	0	0	0	1
addic	0	0	1	1	1	0	1	1	0	0	0	1
shift	0	1	0	0	1	0	2	0	2	0	0	1
mul	0	1	0	1	0	0	0	0	3	1	1	0

WaveForm:

