## CSE 506 Operating Systems Paper 8

Your Name: Sarthak Parakh (115073201)

Paper Number: 8

**Paper Title:** Shared Memory Consistency Models: A Tutorial **Paper Authors:** Sarita V. Adve, Kourosh Gharachorloo

## 1. What problem does the paper address? How does it relate to and improve upon previous work in its domain? (one paragraph, <= 7 sentences)

The paper addresses the challenges inherent in shared memory consistency models within the context of parallel computing systems. It confronts the intricate problem of establishing and enforcing a coherent order for memory operations across multiple processors accessing a shared memory space. The challenges become notably prominent given the increasing prevalence of multiprocessor systems along with evolving hardware, amplifying the complexity of maintaining consistent and predictable memory behavior. The tutorial classifies various consistency models (memory consistency, sequential consistency, and relaxed memory) based on intricate parameters such as ordering constraints, coherence policies, and synchronization mechanisms to avoid problems, striking a balance between performance optimization and maintaining the desired level of memory consistency.

## 2. What are the key contributions of the paper? (one paragraph <= 7 sentences)

The paper majorly discusses memory consistency models, with a specific emphasis on the sequential consistency model, relaxed memory models, and their impact on parallel computing. Memory consistency models define the order in which memory-related operations execute, ensuring that reads reflect the latest value written. However, these models often compromise Programmability, Performance, and Portability (3Ps). The Sequential Consistency model is explored in depth, considering program order and atomicity as key aspects. The paper further discusses the sequential model through architectures, distinguishing between systems with and without caches. In cache-less systems, optimizations include managing program order between write-read pairs, handling two consecutive write operations, and managing read-read or write-read overlaps. Techniques like write buffers, overlapped writes, and non-blocking reads are discussed. In contrast, cached systems are associated with cache coherency and employ mechanisms like invalidation and updating copies to maintain consistency. The discussion extends to two modes: system-centric and programmer-centric. The latter provides more control to programmers and introduces read-write relaxations such as W->R, W->W, R->R, W, read other write early, and read own write early. These relaxations aim to enhance programmability, performance, and portability and introduce safety nets to mitigate potential issues.