## CSE 506 Operating Systems Paper 6

Your Name: Sarthak Parakh

Paper Number: 6

Paper Title: Everything You Always Wanted to Know About Synchronization but Were Afraid to Ask

Paper Authors: Tudor David, Rachid Guerraoui, Vasileios Trigonakis

## 1. What problem does the paper address? How does it relate to and improve upon previous work in its domain? (one paragraph, <= 7 sentences)

The paper tackles the critical issue of scaling software systems to many-core architectures, particularly focusing on the synchronization aspect. It highlights the importance of evaluating synchronization scalability on modern hardware, emphasizing the impact of contention at various synchronization layers. It distinguishes itself from previous research by providing a holistic view, incorporating diverse architectures, synchronization primitives, and contention scenarios. Unlike previous work that often focused on specific applications and contexts, this paper provides a comprehensive analysis across multiple platforms, considering cache coherence, hardware-level protocols, and software-level synchronization.

## 2. What are the key contributions of the paper? (one paragraph <= 7 sentences)

The paper presents an in-depth analysis utilizing various architectures and hardware resources to scale up the synchronization (two large-scale multi-socket multi-cores - multisockets - Opteron, Xeon, and two large-scale chip multi-processors (CMPs) - single-sockets - Niagara, Tilera) using cache coherence protocols, atomic operations, and complex lock algorithms. Firstly, it introduces SSYNC, a synchronization suite specifically designed for cross-platform evaluations, enabling a meticulous examination of synchronization performance. SSYNC includes libslock and libssmp libraries, microbenchmarks for measuring the latencies - ccbench and stress tests, and implementations for message passing, hash tables (ssht), and transactional memory (TM2C). Secondly, the paper discusses the impact of crossing sockets on synchronization, unveiling significant challenges that arise when dealing with multi-socket architectures. Thirdly, it explores the role of non-uniformity within single-socket many-cores, a fine consideration often overlooked in prior studies. Lastly, the paper thoroughly evaluates the scalability of different lock algorithms, providing insights into their performance characteristics under varying contention levels. Overall, the paper offers a comprehensive understanding of synchronization behavior in many-core environments.

## 3. Briefly describe how the paper's experimental methodology supports the paper's conclusions. (one paragraph <= 7 sentences)

The paper discusses a robust and comprehensive experimental methodology, leveraging the SSYNC suite to conduct extensive hardware and software-level analysis. This suite facilitates thorough evaluations across multiple platforms, including representative many-core architectures such as AMD Opteron, Intel Xeon, Sun Niagara, and Tilera TILE-Gx36. The methodology encompasses diverse workloads, contention levels, and configurations, ensuring a credible exploration of synchronization costs and scalability in many-core systems. By systematically studying cache coherence protocols, atomic operations, and various lock algorithms, the paper provides nuanced insights into the intricate dynamics of synchronization. The findings highlight the significant impact of crossing sockets on synchronization efficiency. The evaluation also unveils non-uniformity effects within single-socket many-core architectures and demonstrates the superior performance of plain spin locks under low contention scenarios. Additionally, the study contrasts message passing and locking, explaining the trade-offs between reduced sharing and lower performance. The experiments on hash table and key-value store implementations further enrich the analysis, offering valuable insights for designing concurrent applications and systems in the complex landscape of many-core architectures. Moreover, the details mentioned in tables and insights through various throughput and latency plots provide a clear understanding about the implementations and evaluations.