## 2586

**RV32I** Reference Card

	T 1	Type	<b>B</b>				
	Usage Template		Description	Detailed Description			
add	rd, rs1, rs2	R	Add	$rd \leftarrow rs1 + rs2$ , $pc \leftarrow pc+4$			
addi	rd, rs1, imm	I	Add Immediate	$rd \leftarrow rs1 + imm_i$ , $pc \leftarrow pc+4$			
and	rd, rs1, rs2	R	And	rd $\leftarrow$ rs1 & rs2, pc $\leftarrow$ pc+4			
andi	rd, rs1, imm	I	And Immediate	$rd \leftarrow rs1 \& imm_i, pc \leftarrow pc+4$			
auipc	rd, imm	U	Add Upper Immediate to PC	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$			
beq	rs1, rs2, pcrel_13	В	Branch Equal	pc ← pc + ((rs1==rs2) ? imm_b : 4)			
bge	rs1, rs2, pcrel_13	В	Branch Greater or Equal	pc ← pc + ((rs1>=rs2) ? imm_b : 4)			
bgeu	rs1, rs2, pcrel_13	В	Branch Greater or Equal Unsigned	pc ← pc + ((rs1>=rs2) ? imm_b : 4)			
blt	rs1, rs2, pcrel_13	В	Branch Less Than	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>			
bltu	rs1, rs2, pcrel_13	В	Branch Less Than Unsigned	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""></rs2)>			
bne	rs1, rs2, pcrel_13	В	Branch Not Equal	pc ← pc + ((rs1!=rs2) ? imm_b : 4)			
jal	rd, pcrel_21	J	Jump And Link	$rd \leftarrow pc+4, pc \leftarrow pc+imm_j$			
jalr	rd, imm(rs1)	I	Jump And Link Register	rd ← pc+4, pc ← (rs1+imm_i)&~1			
lb	rd, imm(rs1)	I	Load Byte	$rd \leftarrow sx(m8(rs1+imm_i)), pc \leftarrow pc+4$			
lbu	rd, imm(rs1)	I	Load Byte Unsigned	$rd \leftarrow zx(m8(rs1+imm_i)), pc \leftarrow pc+4$			
lh	rd, imm(rs1)	I	Load Halfword	$rd \leftarrow sx(m16(rs1+imm_i)), pc \leftarrow pc+4$			
lhu	rd, imm(rs1)	I	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$			
lui	rd, imm	U	Load Upper Immediate	rd ← imm_u, pc ← pc+4			
lw	rd, imm(rs1)	I	Load Word	$rd \leftarrow sx(m32(rs1+imm_i)), pc \leftarrow pc+4$			
or	rd, rs1, rs2	R	Or	rd $\leftarrow$ rs1   rs2, pc $\leftarrow$ pc+4			
ori	rd, rs1, imm	I	Or Immediate	$rd \leftarrow rs1 \mid imm\_i$ , $pc \leftarrow pc+4$			
sb	rs2, imm(rs1)	S	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$			
sh	rs2, imm(rs1)	S	Store Halfword	$m16(rs1+imm_s) \leftarrow rs2[15:0], pc \leftarrow pc+4$			
sll	rd, rs1, rs2	R	Shift Left Logical	rd $\leftarrow$ rs1 $<<$ (rs2%XLEN), pc $\leftarrow$ pc+4			
slli	rd, rs1, shamt	I	Shift Left Logical Immediate	$rd \leftarrow rs1 << shamt_i, pc \leftarrow pc+4$			
slt	rd, rs1, rs2	R	Set Less Than	rd $\leftarrow$ (rs1 < rs2) ? 1 : 0, pc $\leftarrow$ pc+4			
slti	rd, rs1, imm	I	Set Less Than Immediate	$rd \leftarrow (rs1 < imm_i)$ ? 1 : 0, $pc \leftarrow pc+4$			
sltiu	rd, rs1, imm	I	Set Less Than Immediate Unsigned	$rd \leftarrow (rs1 < imm_i)$ ? 1 : 0, $pc \leftarrow pc+4$			
sltu	rd, rs1, rs2	R	Set Less Than Unsigned	$rd \leftarrow (rs1 < rs2)$ ? 1 : 0, $pc \leftarrow pc+4$			
sra	rd, rs1, rs2	R	Shift Right Arithmetic	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4			
srai	rd, rs1, shamt	I	Shift Right Arithmetic Immediate	$rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4$			
srl	rd, rs1, rs2	R	Shift Right Logical	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4			
srli	rd, rs1, shamt	I	Shift Right Logical Immediate	$rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4$			
sub	rd, rs1, rs2	R	Subtract	rd $\leftarrow$ rs1 - rs2, pc $\leftarrow$ pc+4			
sw	rs2, imm(rs1)	S	Store Word	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$			
xor	rd, rs1, rs2	R	Exclusive Or	rd $\leftarrow$ rs1 ^ rs2, pc $\leftarrow$ pc+4			
xori	rd, rs1, imm	I	Exclusive Or Immediate	$rd \leftarrow rs1 \hat{\ }imm\_i$ , $pc \leftarrow pc+4$			

2587

2588

## RV32I Base Instruction Set Encoding [1, p. 104]

31 25	24 20	19 15	14 12	11 7	6 0	1		
	imm[31:12]	•	•	$_{ m rd}$	0 1 1 0 1 1 1	U-type	lui	rd,imm
imm[31:12]				$_{ m rd}$	0 0 1 0 1 1 1	U-type	auipc	rd,imm
imm[20 10:1 11 19:12]				$\operatorname{rd}$	1 1 0 1 1 1 1	J-type	jal	rd,pcrel_21
imm[11	rs1	0 0 0	$\operatorname{rd}$	1 1 0 0 1 1 1	I-type	jalr	rd, imm(rs1)	
imm[12 10:5]	rs2	rs1	0 0 0	imm[4:1 11]	1 1 0 0 0 1 1	B-type	beq	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	0 0 1	imm[4:1 11]	1 1 0 0 0 1 1	B-type	bne	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 0	imm[4:1 11]	1 1 0 0 0 1 1	B-type	blt	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 0 1	imm[4:1 11]	1 1 0 0 0 1 1	B-type	bge	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 0	imm[4:1 11]	1 1 0 0 0 1 1	B-type	bltu	rs1,rs2,pcrel_13
imm[12 10:5]	rs2	rs1	1 1 1	imm[4:1 11]	1 1 0 0 0 1 1	B-type	bgeu	rs1,rs2,pcrel_13
imm[11:0]		rs1	0 0 0	$_{ m rd}$	0 0 0 0 0 1 1	I-type	1b	rd, imm(rs1)
imm[11	imm[11:0]		0 0 1	$_{ m rd}$	0 0 0 0 0 1 1	I-type	1h	rd, imm(rs1)
imm[11	imm[11:0]		0 1 0	rd	0 0 0 0 0 1 1	I-type	lw	rd, imm(rs1)
imm[11	:0]	rs1	1 0 0	$_{ m rd}$	0 0 0 0 0 1 1	I-type	1bu	rd, imm(rs1)
imm[11	:0]	rs1	1 0 1	rd	0 0 0 0 0 1 1	I-type	lhu	rd, imm(rs1)
imm[11:5]	rs2	rs1	0 0 0	imm[4:0]	0 1 0 0 0 1 1	S-type	sb	rs2, imm(rs1)
imm[11:5]	rs2	rs1	0 0 1	imm[4:0]	0 1 0 0 0 1 1	S-type	sh	rs2,imm(rs1)
imm[11:5]	rs2	rs1	0 1 0	imm[4:0]	0 1 0 0 0 1 1	S-type	SW	rs2, imm(rs1)
imm[11:0]		rs1	0 0 0	$_{\mathrm{rd}}$	0 0 1 0 0 1 1		addi	rd,rs1,imm
imm[11:		rs1	0 1 0	rd	0 0 1 0 0 1 1	I-type	slti	rd,rs1,imm
imm[11:0]		rs1	0 1 1	rd	0 0 1 0 0 1 1		sltiu	rd,rs1,imm
imm[11:0]		rs1	1 0 0	rd	0 0 1 0 0 1 1		xori	rd,rs1,imm
imm[11:0]		rs1	1 1 0	rd	0 0 1 0 0 1 1	V -	ori	rd,rs1,imm
	imm[11:0]		1 1 1	rd .	0 0 1 0 0 1 1		andi	rd,rs1,imm
0 0 0 0 0 0 0	shamt	rs1	0 0 1	$_{ m rd}$	0 0 1 0 0 1 1	I-type	slli	rd,rs1,shamt
0 0 0 0 0 0 0	shamt	rs1	1 0 1	rd	0 0 1 0 0 1 1	I-type	srli	rd,rs1,shamt
0 1 0 0 0 0 0	shamt	rs1	1 0 1	rd .	0 0 1 0 0 1 1	1	srai	rd,rs1,shamt
0 0 0 0 0 0 0	rs2	rs1	0 0 0	rd	0 1 1 0 0 1 1		add	rd,rs1,rs2
0 1 0 0 0 0 0	rs2	rs1	0 0 0	$^{\mathrm{rd}}$	0 1 1 0 0 1 1	- · ·	sub	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 0 1	rd	0 1 1 0 0 1 1	R-type	sll	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 0	$_{ m rd}$	0 1 1 0 0 1 1	R-type	slt	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	0 1 1	$_{ m rd}$	0 1 1 0 0 1 1	R-type	sltu	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 0	$_{ m rd}$	0 1 1 0 0 1 1	R-type	xor	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 0 1	$_{ m rd}$	0 1 1 0 0 1 1	R-type	srl	rd,rs1,rs2
0 1 0 0 0 0 0	rs2	rs1	1 0 1	rd	0 1 1 0 0 1 1	R-type	sra	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 0	rd	0 1 1 0 0 1 1		or	rd,rs1,rs2
0 0 0 0 0 0 0	rs2	rs1	1 1 1	$_{ m rd}$	0 1 1 0 0 1 1		and	rd,rs1,rs2
	0 0 0 0 0	0 0 0 0	0 0 0	0 0 0 0 0	1 1 1 0 0 1 1	-	ecall	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					1 1 1 0 0 1 1	_	ebreak	7
csr[11:0		0 0 1		1 1 1 0 0 1 1	] ] I_typo		rd,csr,rs1	
csr[11:0		rs1	0 1 0	rd rd	1 1 1 0 0 1 1			rd,csr,rs1
csr[11:0]		rs1	0 1 0	rd rd	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			rd,csr,rs1
csr[11:0]		rs1 zimm[4:0]	1 0 1	rd rd	1 1 1 0 0 1 1			rd,csr,rsr rd,csr,zimm
csr[11:0]		$\frac{\text{zimm}[4:0]}{\text{zimm}[4:0]}$	1 1 0	rd rd	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			rd,csr,zimm
csr[11:0	$\frac{\text{zimm}[4:0]}{\text{zimm}[4:0]}$	1 1 1	rd rd .	1 1 1 0 0 1 1			rd,csr,zimm	
CSI[11:0	راح	2111111[4.0]	1 1 1	10	1 1 1 0 0 1 1	1-type	CSIICI	L TU, COI, ZIIIIII

2589