


## Sarvajith Kujuluva Digital Design Onboarding

```
Time: 2061000
Simulation complete via $finish(1) at time 20610 NS + 0
./sym_links/tb_calculator.sv:52 $finish:
xcelium> exit

coverage setup:
workdir : ./cov_work
dutinst : tb_calculator(tb_calculator)
scope : scope
testname : test

coverage files:
model(design data) : ./cov_work/scope/icc_7019b285_00000000.ucm
data : ./cov_work/scope/test/icc_7019b285_00000000.ucd
T00L: xrun(64) 25.03-s003: Exiting on Sep 11, 2025 at 13:58:29 EDT (total: 00:00:00)
make[1]: Leaving directory '/nethome/skujuluva3/Digital-Design-Onboarding/sim/behav'
python3.12 ../scripts/check_onboarding.py /nethome/skujuluva3/Digital-Design-Onboarding/sim/behav/WORKSPACE/memory_post_state_lower.txt /nethome/skujuluva3/Digital-Design-Onboarding/sim/behav/WORKSPACE/sim_memory_post_state_lower.txt
PASSED: RTL simulation output matches expected results.
python3.12 ../scripts/check_onboarding.py /nethome/skujuluva3/Digital-Design-Onboarding/sim/behav/WORKSPACE/memory_post_state_upper.txt /nethome/skujuluva3/Digital-Design-Onboarding/sim/behav/WORKSPACE/sim_memory_post_state_upper.txt
PASSED: RTL simulation output matches expected results.
```



My controller is a small FSM that walks memory in order. S\_IDLE initializes the read/write pointers. S\_READ asserts read to fetch a 64-bit input word. S\_RWAIT basically burns one cycle for SRAM latency so r\_data\_q is stable. S\_ADD toggles a “half” so that the first pass (half=0) we process is the lower half and the second pass (half=1) we process the upper half. After the upper pass we move to the write path and we have all 64 bits. S\_WSET drives w\_addr and w\_data (= buff\_result) with write=0 so address/data settle, and S\_WRITE pulses write=1 on the next edge to commit the store and then bumps the pointers (+1). We repeat until the end addresses, then finish in S\_END. This sequencing matches the SRAM’s read latency and write setup, so we never sample/commit on unstable signals.

The “calculator” adds by splitting each 64-bit read word into two DATA\_W-wide operands: op\_a = r\_data\_q[DATA\_W-1:0] and op\_b = r\_data\_q[2\*DATA\_W-1:DATA\_W]. In the first visit to S\_ADD we set buffer\_control=0 to capture the lower-half sum into a tiny result buffer. Then we read again and on the next S\_ADD with buffer\_control=1, we capture the upper-half sum (same logic as half). The result buffer combines two DATA\_W results (the two 32-bit sums) into one buff\_result that is MEM\_WORD\_SIZE 64 bit wide. After both halves are produced, S\_WSET/ S\_WRITE write the combined word to the output address. Because every write is preceded by exactly two 32 bit adds on the corresponding input word—and pointers only advance within the specified ranges—the design is functionally correct and covers the whole window.