

EE6326 ICDT

Project: LDO

Sarvjit Ajit Patil

EE21S079

Path to Design:

OpAmp: /home/ee21s079/cadence/ee6326/sp_ee6326/SP_EE6326/sp_OpAmp_LDO_3

Testbench: /home/ee21s079/cadence/ee6326/sp_ee6326/SP_EE6326/sp_OpAmp_Test

LDO: /home/ee21s079/cadence/ee6326/sp_ee6326/SP_EE6326/sp_LDO_3


Testbench: /home/ee21s079/cadence/ee6326/sp_ee6326/SP_EE6326/sp_LDO_3_TEST

Plots and Schematic Snapshots: /home/ee21s079/cadence/ee6326/sp_ee6326/SP_EE6326/sp_LDO_3/Plots


Devices used: nch_mac, nch_lvt_mac, pch_mac, pch_lvt_mac, crtmem

OpAmp (stb analysis):


Transistor sizes:



Annotated DC Operating Points (1.1v, tt, 50°C):



Annotated Node Voltages and Currents (1.1v, tt, 50°C):




Plots:


Magnitude, Phase Plot:

Schematic (W/O RC Extraction):


1. {1.1V, tt, 50°C}:



2. Minimum DC Gain { $V_{dd}, ff, 0^\circ\text{C}$ }:




3. Maximum DC Gain {1.4V, tt, 0°C}:




RC Extracted Schematic:


1. {1.1V, tt, 50°C}:




2. Minimum DC Gain { V_{dd} , ff, 0°C}:




3. Maximum DC Gain {1.4V, tt, 0°C}:



Layout of OpAmp:



DRC :



LVS:




Table:


Corners	Schematic			RC Extracted Netlist		
	Gain	UGF	Current Consumption	Gain	UGF	Current Consumption
	(MHz)	(uA)		(MHz)	(uA)	
{Vdd= 1.1v, ss, 0}	421.062	10.2359	6.003905	404.23	20.1685	6.057323
{Vdd= 1.1v, ss, 50}	309.618	9.25302	6.007798	296.408	18.5369	6.056954
{Vdd= 1.1v, ss, 100}	217.373	8.3642	6.013464	207.561	16.5742	6.058839
{Vdd= 1.1v, tt, 0}	422.702	10.2784	6.006993	405.849	20.1358	6.060721
{Vdd= 1.1v, tt, 50}	311.169	9.29952	6.011381	298.227	18.5268	6.060808
{Vdd= 1.1v, tt, 100}	218.323	8.41179	6.018777	208.531	16.5954	6.064449
{Vdd= 1.1v, ff, 0}	402.942	10.2255	6.010361	387.296	19.952	6.064093
{Vdd= 1.1v, ff, 50}	298.177	9.24594	6.015829	285.918	18.3059	6.065199
{Vdd= 1.1v, ff, 100}	210.526	8.36142	6.027017	201.422	16.3334	6.072716
{Vdd= 1.4v, ss, 0}	858.192	10.7048	6.021942	832.062	21.5706	6.075491
{Vdd= 1.4v, ss, 50}	740.216	9.74086	6.02708	718.473	20.4076	6.076319
{Vdd= 1.4v, ss, 100}	623.249	8.87629	6.034893	605.603	19.0836	6.08028
{Vdd= 1.4v, tt, 0}	858.702	10.7401	6.024769	832.338	21.5191	6.078651
{Vdd= 1.4v, tt, 50}	740.341	9.77778	6.030359	718.316	20.3639	6.079899
{Vdd= 1.4v, tt, 100}	621.663	8.91256	6.039888	603.769	19.0493	6.085626
{Vdd= 1.4v, ff, 0}	801.87	10.6856	6.028934	777.275	21.337	6.082857
{Vdd= 1.4v, ff, 50}	685.846	9.71837	6.035721	665.176	20.1431	6.085257
{Vdd= 1.4v, ff, 100}	569.36	8.85359	6.049276	552.59	18.789	6.095139

Gain	MAX	MIN
UGF	MAX	MIN
Current Consumption	MAX	MIN

LDO:

Schematic:


Transistor Sizes of LDO:




To reduce oscillations at output when load current is changed abruptly, Compensation Capacitors (C_c) of values **907.125 fF** are used. These capacitors can be of higher values to have less oscillations (more stable response), which increases the layout area as capacitors take lots of space.

The capacitor is split into two parallel combination of capacitors with values **458.582 fF** and **448.543 fF** to make layout compact by maintaining the aspect ratio.


Transistor Sizes of OpAmp for LDO:




Transistor Size for LDO:




Annotated DC Operating Points LDO (1.1v, tt, 50°C):



Annotated DC Operating Points of OpAmp for LDO (1.1v, tt, 50°C):



Annotated DC Node Voltages and Current (1.1v, tt, 50°C):




LDO Plots:


Without RC Extraction:

A. V_{out} vs I_L {1.1v, 1.4v}X{ss, tt, ff}X{ 0°C, 50°C, 100°C}:


1. { V_{dd} , ss, 0°C}:




2. $\{V_{dd}, ss, 50^\circ\text{C}\}:$




3. $\{V_{dd}, ss, 100^\circ\text{C}\}:$




4. $\{V_{dd}, tt, 0^\circ\text{C}\}$:




5. $\{V_{dd}, tt, 50^\circ\text{C}\}$:




6. $\{V_{dd}, tt, 100^\circ\text{C}\}$:




7. $\{V_{dd}, ff, 0^\circ\text{C}\}:$



8. $\{V_{dd}, ff, 50^\circ\text{C}\}:$




9. $\{V_{dd}, ff, 100^\circ\text{C}\}:$




B. V_{out} vs V_{DD} :


1. $\{V_{dd}, ss, 0^\circ\text{C}\}$:




2. $\{V_{dd}, ss, 50^\circ\text{C}\}:$




3. $\{V_{dd}, ss, 100^\circ\text{C}\}$:




4. $\{V_{dd}, tt, 0^\circ\text{C}\}$:




5. $\{V_{dd}, tt, 50^\circ\text{C}\}$:




6. $\{V_{dd}, tt, 100^\circ\text{C}\}$:




7. $\{V_{dd}, ff, 0^\circ\text{C}\}:$



8. $\{V_{dd}, ff, 50^\circ\text{C}\}:$




9. $\{V_{dd}, ff, 100^\circ\text{C}\}$:




Transient Plots:

A. Current Step 10 uA – 15uA :

1. {1.1 v, ss, 0°C}:




2. {1.1 v_{ss} , 100°C}:




B. Current Step 10 uA – 150 uA :

1. {1. 1 v, ss, 0°C}:




2. {1. 1 v , ss, 100°C}:




With RC Extracted Netlist:

V_{out} vs I_L :


1. $\{V_{dd}, ss, 0^\circ\text{C}\}$:




2. $\{V_{dd}, ss, 50^\circ\text{C}\}:$




3. $\{V_{dd}, ss, 100^\circ\text{C}\}$:




4. $\{V_{dd}, tt, 0^\circ C\}$:




5. $\{V_{dd}, tt, 50^\circ\text{C}\}$:




6. $\{V_{dd}, tt, 100^\circ\text{C}\}:$




7. $\{V_{dd}, ff, 0^\circ C\}:$



8. $\{V_{dd}, ff, 50^\circ\text{C}\}:$




9. $\{V_{dd}, ff, 100^\circ\text{C}\}$:




V_{out} vs V_{DD} :


1. $\{V_{dd}, ss, 0^\circ C\}$:




2. $\{V_{dd}, ss, 50^\circ\text{C}\}:$




3. $\{V_{dd}, ss, 100^\circ\text{C}\}$:




4. $\{V_{dd}, tt, 0^\circ\text{C}\}$:




5. $\{V_{dd}, tt, 50^\circ\text{C}\}$:




6. $\{V_{dd}, tt, 100^\circ\text{C}\}$:




7. $\{V_{dd}, ff, 0^\circ\text{C}\}:$



8. $\{V_{dd}, ff, 50^\circ\text{C}\}:$




9. $\{V_{dd}, ff, 100^\circ\text{C}\}$:




Transient Plots:

A. Current Step 10 uA – 15 uA:

1. {1.1 v , ss, 0°C}:




2. {1.1 v_{ss} , 100°C}:




B. Current Step 10 uA – 150 uA:


1. {1.1 v , ss, 0°C}:




2. {1.1 v_{ss} , 100°C}:



Layout of LDO:



DRC:



LVS:

Comparison Results x

Layout Cell / Type	Source Cell	Instances	Ports
sp_LDO_3	sp_LDO_3	41L, 41S	5L, 5S
		20L, 20S	

Cell sp_LDO_3 Summary (Clean)

CELL COMPARISON RESULTS (TOP LEVEL)

```
#####
#   #
# * #   #
# * #   #
#   #   #
#####
```

```
#####
#   #
# * #   #
#   #   #
#####
```

Warning: Unbalanced smashed mosfets were matched.
Warning: Ambiguity points were found and resolved arbitrarily.

AYOUT CELL NAME: sp_LDO_3
OURCE CELL NAME: sp_LDO_3

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	5	5	
Nets:	20	20	

Table:

Corners	Schematic				RC Extracted Netlist			
	IL= 10uA		IL= 150uA		IL= 10uA		IL= 150uA	
	Vout	I_OpAmp	Vout	I_OpAmp	Vout	I_OpAmp	Vout	I_OpAmp
(mV)	(uA)	(mV)	(uA)	(mV)	(uA)	(mV)	(uA)	
{Vdd= 1.1v, ss, 0}	1.000276	6.006249	1.00001	6.00961	999.70792	6.05072	996.8155	6.0539
{Vdd= 1.1v, ss, 50}	1.0004	6.00887	1.000047	6.01326	999.88922	6.05	996.9092	6.05429
{Vdd= 1.1v, ss, 100}	1.000632	6.0106	1.000082	6.01887	1.0002209	6.04998	997.0357	6.05704
{Vdd= 1.1v, tt, 0}	1.000409	6.00785	1.000132	6.01164	999.8227	6.05262	996.9149	6.05621
{Vdd= 1.1v, tt, 50}	1.0006	6.00951	1.00019	6.01567	1.0000622	6.05148	997.0264	6.05691
{Vdd= 1.1v, tt, 100}	1.000892	6.00479	1.000247	6.02282	1.0007469	6.04774	997.1712	6.0613
{Vdd= 1.1v, ff, 0}	1.000605	6.00883	1.000271	6.01404	1.0000034	6.0538	997.0413	6.05858
{Vdd= 1.1v, ff, 50}	1.000919	6.00579	1.000357	6.01899	1.000478	6.04999	997.1848	6.060177
{Vdd= 1.1v, ff, 100}	1.00169	5.9767	1.000437	6.02953	1.00244	6.02952	997.3648	6.06822
{Vdd= 1.4v, ss, 0}	1.000581	6.015575	1.000367	6.01895	1.0000017	6.06	997.1206	6.0632
{Vdd= 1.4v, ss, 50}	1.000773	6.018429	1.000482	6.02317	1.0002365	6.0597	997.2575	6.06413
{Vdd= 1.4v, ss, 100}	1.00104	6.01995	1.000631	6.02984	1.0006815	6.0598	997.4468	6.0679
{Vdd= 1.4v, tt, 0}	1.000706	6.0167	1.000475	6.02059	1.0001189	6.06146	997.2093	6.0651
{Vdd= 1.4v, tt, 50}	1.000927	6.01809	1.000608	6.0251	1.0004225	6.0603	997.3625	6.06628
{Vdd= 1.4v, tt, 100}	1.001329	6.00852	1.000774	6.03316	1.001385	6.05359	997.5688	6.07158
{Vdd= 1.4v, ff, 0}	1.000927	6.01723	1.000627	6.02299	1.0003224	6.06239	997.3458	6.06745
{Vdd= 1.4v, ff, 50}	1.001336	6.01043	1.000792	6.02833	1.0009754	6.0563	997.535	6.06948
{Vdd= 1.4v, ff, 100}	1.00249	5.96594	1.00099	6.03965	1.003687	6.024221	997.7841	6.07841

Vout	MAX	MIN
Current Consumption	MAX	MIN

Monte Carlo at {1.2V, tt, 50°C}:

Mean: **999.950 mV**

Standard Deviation: **1.68298 mV**

