


EE6320: RF Integrated Circuit Design
Project: VCO

Sarvjit Ajit Patil

EE21S079



$$N_{\text{swing}} = \frac{2}{\pi} \frac{I_T R}{V_{\text{DD}}}$$

$$\text{let, } I = 5\text{mA}$$

$$R = 314.16 \Omega$$

$$Q = \frac{R}{L\omega}$$

$$L = 1.754 \text{ nH}$$

$$\omega_0 = \frac{1}{\sqrt{LC}}$$


$$f_0 = 1.85 \text{ GHz} \sim 2.0 \text{ GHz}$$

$$\boxed{C = 4.0 \text{ pF}} = C = C' + C_{gd} \Rightarrow \boxed{C' = 3.7 \text{ pF}} \quad \text{realized using MOSCAP}$$

Sizes of M_{n0} & M_p are chosen such that,

M_3, M_4 are in saturation & g_{mn}, g_{mp} are such that,


$$g_{mp} + g_{mn} > \frac{2}{R}$$



I varied V_{ctl} to get the freq vs V_{ctl} plot with which the width of MOS char is fixed by trial & error method.


With the derived width, I got freq. vs V_{ctl} plot, then got the range of V_{ctl} for freq. variation from 1.85 GHz to 2 GHz.

Schematic:




Plots:
 $F = 1.8\text{ GHz}$:
Transient:

2



Steady State:

Thu Apr 7 21:31:08 2022 1




Phase Noise:

Thu Apr 7 15:56:44 2022 1

Periodic Noise



... \ Vc1=2.7 \ bias=0.0005)




$F = 1.9\text{GHz}$:
Transient:

1

(vtime('tran'/'Vop')) - vtime('tran




Steady State:




Phase Noise:

1




$F = 2\text{GHz}$:
Transient:


Thu Apr 7 21:22:48 2022 2



Steady State:



db10(((getData("out" ?resultsDir "/data/ee21s079/simulation/sp_VCO_1/spectre/schematic" ?result "pnoise")**2) / 1.935219))



	Design Metric	Performance	Specification
Output Amplitude	$f_o = 1.8\text{GHz}$	1.961V	$\geq 1\text{V}$
	$f_o = 1.9\text{GHz}$	1.959 V	$\geq 1\text{V}$
	$f_o = 2.0\text{GHz}$	1.956 V	$\geq 1\text{V}$
Phase Noise [1MHz offset]	$f_o = 1.8\text{GHz}$	-140.22 dBc/Hz	$\leq -117\text{dBc/Hz}$
	$f_o = 1.9\text{GHz}$	-138.63 dBc/Hz	$\leq -117\text{dBc/Hz}$
	$f_o = 2.0\text{GHz}$	-137.92 dBc/Hz	$\leq -117\text{dBc/Hz}$
Phase Noise [20MHz offset]	$f_o = 1.8\text{GHz}$	-166.58 dBc/Hz	$\leq -140\text{dBc/Hz}$
	$f_o = 1.9\text{GHz}$	-165.17 dBc/Hz	$\leq -140\text{dBc/Hz}$
	$f_o = 2.0\text{GHz}$	-164.638 dBc/Hz	$\leq -140\text{dBc/Hz}$
Tuning Range	Total Tuning Range [Specify Range]	215 MHz	$\geq 200\text{MHz}$
	Number of bits in coarse-tuning	-	
	Voltage range in fine-tuning	1.55 V	
	Average K_{VCO}	108.70 MHz/V	$\approx 150\text{MHz/V}$
	% Variation in K_{VCO}		Minimal
Power [1.8GHz]	VCO average power consumption [Excluding Bias]	8.524 mW	
	Bias circuit power consumption	0.929 mW	
Other	Sum of all capacitances [in capacitor bank]	3.25 pF	
	Inductance used	1.754 nH	
	Simulator Used	Virtuoso	

Table 1: VCO Performance Summary Table