# **IPA Assignment-1**

## **AND32:**

We are given two 32-bit numbers a and b. We are expected to do bitwise AND operation and produce the output y.

```
include Ins / 1ps
include Isingle.v"

module andgate(a,b,y);
input [31:0] a,b;
output [31:0] y;
genvar i;

for(i=0; i<32; i=i+1)
begin
single temp (a[i], b[i], y[i]);
end
endmodule</pre>
```

- In the code, we initially define out timescale to be 1ns/1ps. The time delays are measure in nanosecond and the precision is 1picosecond.
- We included single.v which contains a module which does AND operation between two bits.
- We defined genvar i; which is used to define the loop variable.
- We are asked to do the bitwise AND of 32 bits. So we run a for loop where we call the module single (it performs a[i]&b[i] to give y[i]).
- After running the loop, we finally get y in which each bit is the AND of a and b.


```
timescale 1ns / 1ps
module andgate_test;
      //input
reg [31:0]a;
reg [31:0]b;
      //output
wire [31:0]y;
      andgate uut (
            .a(a),
.b(b),
             y(y)
      initial begin
      // Add stimulus here
            #100 b=32'b0111011100011111111111111000000001;
#100 a=32'b0000001110101111010101010101010100;
            end
            initial begin
$monitor("a=%b b=%b y=%b\n",a,b,y);
endmodule
```


- Writing the test which is responsible for testing the module that we have written is fairly simple.
- We define what the input and outputs are initially. Later, we instantiate the unit under test.
- Then we dump the waveforms into a file so that we can open that file in gtkwave later.
- We also use dumpvars to see that all the values of the instantiated variables are dumped into a file which we later use for executing.
- Then we actually give the values for a and b, then change them with appropriate delays. Later we print all of them in the monitor.

## **Results:**

#### Terminal output:

#### **GTKwave output:**





## **XOR32:**


We are given two 32-bit numbers a and b. We are expected to do bitwise XOR operation and produce the output y.


- In the code, we initially define out timescale to be 1ns/1ps. The time
  delays are measure in nanosecond and the precision is upto
  1picosecond.
- We included single1.v which contains a module which does XOR operation between two bits.
- We defined genvar i; which is used to define the loop variable.
- We are asked to do the bitwise XOR of 32 bits. So we run a for loop where we call the module single1(it performs a[i]^b[i] to give y[i]).
- After running the loop, we finally get y in which each bit is the XOR of a and b.


- Writing the tesbench which is responsible for testing the module that we have written is fairly simple.
- We define what the input and outputs are initially. Later, we instantiate the unit under test.
- Then we dump the waveforms into a file so that we can open that file in gtkwave later.
- We also use dumpvars to see that all the values of the instantiated variables are dumped into a file which we later use for executing.
- Then we actually give the values for a and b, then change them with appropriate delays. Later we print all of them in the monitor.

## **Results:**

#### **GTKwave output:**








## **ADD32:**

We are given two 32-bit signed numbers a and b. We are expected to add the numbers and produce the output y.

## Theory behind the adder:



The above figure depicts a full adder. The basic idea is that when we add 3 bits, we get a sum and a carry bit.

We have two 32 bit numbers

- + B31 B30.....B2 B1 B0
  - Now, initially, we have two bits A0, B0. Take Cin=0(C0=0). Then we get sum and carry. The sum represents Y0 whereas the carry C1 is taken as Cin for the second bit addition where we are expected to add A1, B1, C1. Now, we get the sum Y1 and carry C2 which is provided as Cin for the next operation.
  - We repeat this for all the bits to get Y31 in the last step along with C32.
     This process of building an adder sees carry out generated from carry in.
     So this gives the adder the name ripple carry adder.
  - The last carry C32 is the 33<sup>rd</sup> bit. It gives us information about overflow. This is a very basic and intuitive method of solving the question. One might use carry look ahead and other methods for even more effective ways.

```
include "operation.v"
include "copy.v"

module adder(a, b, y1, y);
input [31:0] a, b;
output [32:0] y;
genvar i;
wire [32:0] carry;
assign carry[0]=0;

for(i=0; i<32; i=i+1)
begin
    operation temp (a[i], b[i], carry[i], carry[i+1], y1[i]);
end

for(i=0; i<32; i=i+1)
begin
    copy temp (y1[i], y[i]);
end

assign y[32]=carry[32];
endmodule</pre>
```


- We have defined the timescale and include the necessary modules. Here, the adder module contains inputs a and b. The outputs are y1 and y. We need two outputs due to the fact that there might be an overflow resulting in a 33<sup>rd</sup> bit.
- Y1 is the output corresponding to the 32 bit answer whereas y corresponds to the actual 33 bit output possible. The first bit(most significant bit) in y indicates an overflow by showing 1 and it shows 0 when there is no overflow.
- The carry array is of 33 bit length and we take the initial carry bit carry[0]=0. Now, we pass the parameters a[i], b[i], carry[i] as inputs in a module operation where we get outputs carry[i+1] and y1[i];
- In operation module we take
- y1[i]=a[i]^b[i]^c[i]
- carry[i+1]= ((a[i]^b[i])&carry[i])|a[i]&b[i]
- Now, we get y1[i] which is the 32bit answer neglecting the last carry bit.
- To include that bit as well, we write a loop where we assign y[i]=y1[i] and take the last bit y[32]=carry[32].


```
timescale 1ns / 1ps
odule adder_test;
      // Inputs
      reg [31:0]a;
reg [31:0]b;
      // Outputs
wire [31:0]y1;
wire [32:0]y;
      y(y)
Terminal
      );
initial begin
             $dumpfile("adder_test.vcd");
      $dumpvars(0,adder_test);
              a = 32'b01001111000001001001000110000001;
b = 32'b01000000011100001100010001110001;
       end
             initial begin
$monitor("a=%b b=%b 32bity=%b 33bity=%b \n",a,b,y1, y);
ndmodule
```

Writing the test bench is similar to that of the previous cases. There is nothing new done for adder.

## **Results:**

### **GTKwave output:**





V0000000000000000000000000000000000000	
(00000000000000000000000000000000000000	(1010101111111010010101010101011111
(11111111111111111111111111111111111111	1000000001111111111110000000000
X0000000000000000000000000000000000000	00101100001101001010101101011111
(10000000000000000000000000000000000000	X1001011000011010010100110101011111

## **Subtract32:**

We are given two 32-bit signed numbers a and b. We are expected to subtract b from a (i.e. a-b) and produce the output y.

## Theory behind the subtractor:

- We are expected to implement a subtractor. a-b=a+(-b). So now, if we are able to find out the value of –b, we can add a and –b to get the output.
- We know that to find –b, the method is by taking 2's complement.
- To find 2's complement of a number b, we just have to flip the bits of it. This means that for each of the 32 bits, if we have 1, we make it 0 and if we have 0, we make it 1.
- Now to this flipped number say ~b, we need to add 1. This means that we pass ~b, 1 as input to the adder and get –b.
- Now, since we have a, -b we pass them in the adder to get y1(32 bit answer) and y(33 bit answer). The extra bit is to accommodate an overflow incase any.


- We include the necessary modules in the beginning and then define the inputs and outputs. We define temporary arrays, bcomp and b2comp.
- We write a for loop that takes b[i] as input and returns the output as ~b[i].
- All these values are stored in the vector bcomp. Then we pass bcomp and 1 into the adder(which adds the two numbers) to get b2comp.
- Now, we simply pass a and b2comp into the adder to get y1(32 bit) output and y(33 bit output).


The test bench follows the same proecdure. Just defining the inputs, outputs, instantiating, dumping in necessary files and displaying input and ouput on monitor.

## **Results:**

Note that the warnings are due to the fact that we are adding 32b'1(which is representation of 1). So the remaining bits are 0 padded which is expected already.

#### **GKTwave output:**





200 ns :	98 ns 460 i
(00000000000000000000000000000000000000	X1010101111111010010101010101011111
X1111111111111111111111111111111111111	X10000000011111111111110000000000
X0000000000000000000000000000000000000	X001010111011010010101111010101111
X0000000000000000000000000000000000000	X1001010111011010010101111010101111
	,

## **ALU32:**

Now, our final goal is to combine the all the above question using a select line c. If, c=0 perform AND between a and b

c=1 perform XOR between a and b

c=2 perform addition between a and b

C=3 perform subtraction between a and b

## Code:

The code is self explanatory. We include the necessary modules. We mention what the inputs and outputs are. Then we take 4 wires which are used to store the computed values of the operations from 0 to 4. Then we write a case statement where depending upon the value of c, we assign y to one of yi.


Writing the test bench is slightly longer here. The overall procedure is the same but the values which we take and want to check make the testbench long. The values which we take are

```
a = 32'b001011111000001001001000110000001;
b = 32'b01000000011100001100010001110001;
c = 00;
#100; a = 32'b1000000000000000000000001100010;
b = 32'b0011001111111111000110111110000011;
#100; a = 32'b10101011111110100101010101011111;
#100;
a = 32'b001011111000001001001000110000001;
b = 32'b01000000011100001100010001110001;
c = 01;
#100; a = 32'b1000000000000000000000001100010;
b = 32'b0011001111111111000110111110000011;
#100; a = 32'b10101011111110100101010101011111;
#100:
a = 32'b00101111000001001001000110000001;
b = 32'b01000000011100001100010001110001;
c = 10;
#100; a = 32'b100000000000000000000001100010;
b = 32'b0011001111111111000110111110000011;
#100; a = 32'b1010101111111010010101010101011111;
#100;
```

### **Results:**

```
VCD info: dumpfile alu_test.vcd opened for output.
\verb|a=00101111100000100100100110000001| b=0100000001110000110001110001| y=011011110111010001010101111110000| c=01| c=01|
\verb|a=001011111000001001001000110000001| b=010000000111000010001110001| y=0110111101111010101010101111110010| c=10
\texttt{a} = 0010111110000010010010001000110000001 \ \ \texttt{b} = 010000000111000011000110001 \ \ \texttt{c} = 11 \ \ \texttt{1}1101110100100111100110100100000 \ \ \texttt{c} = 11 \
```

#### **GKTwave output:**



If we make a pdf, we need to attach a lot pictures. Since already the output of the terminal is attached above, zoomed plots are not added.

The following link contains all the plots and codes:

https://iiitaphyd-

my.sharepoint.com/:f:/g/personal/sri\_surya\_students\_iiit\_ac\_in/Elt-NZT5zhVCsKfWZ0tI3RABQym-O9W\_0YpAMarUcFKzyQ?e=qJNlzw