

MCS-8 INSTRUCTION SET

Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the carry.

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE						DESCRIPTION OF OPERATION
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂ D ₁ D ₀	
(1) L _{r1} r ₂	(5)	1	1	D	D	D	S S S	Load index register r ₁ with the content of index register r ₂ .
(2) L _r M	(8)	1	1	D	D	D	1 1 1	Load index register r with the content of memory register M.
L _M r	(7)	1	1	1	1	1	S S S	Load memory register M with the content of index register r.
(3) L _r I	(8)	0	0	D	D	D	1 1 0 B B B B B B	Load index register r with data B ... B.
L _M I	(9)	0	0	1	1	1	1 1 0 B B B B B B	Load memory register M with data B ... B.
I _N r	(5)	0	0	D	D	D	0 0 0	Increment the content of index register r (r ≠ A).
D _C r	(5)	0	0	D	D	D	0 0 1	Decrement the content of index register r (r ≠ A).

Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

A _D r	(5)	1	0	0	0	0	S S S	Add the content of index register r, memory register M, or data B ... B to the accumulator. An overflow (carry) sets the carry flip-flop.
A _D M	(8)	1	0	0	0	0	1 1 1	
A _D I	(8)	0	0	0	0	0	1 0 0 B B B B B B	
A _C r	(5)	1	0	0	0	1	S S S	Add the content of index register r, memory register M, or data B ... B from the accumulator with carry. An overflow (carry) sets the carry flip-flop.
A _C M	(8)	1	0	0	0	1	1 1 1	
A _C I	(8)	0	0	0	0	1	1 0 0 B B B B B B	
S _U r	(5)	1	0	0	1	0	S S S	Subtract the content of index register r, memory register M, or data B ... B from the accumulator. An underflow (borrow) sets the carry flip-flop.
S _U M	(8)	1	0	0	1	0	1 1 1	
S _U I	(8)	0	0	0	1	0	1 0 0 B B B B B B	
S _B r	(5)	1	0	0	1	1	S S S	Subtract the content of index register r, memory register M, or data B ... B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
S _B M	(8)	1	0	0	1	1	1 1 1	
S _B I	(8)	0	0	0	1	1	1 0 0 B B B B B B	
N _D r	(5)	1	0	1	0	0	S S S	Compute the logical AND of the content of index register r, memory register M, or data B ... B with the accumulator.
N _D M	(8)	1	0	1	0	0	1 1 1	
N _D I	(8)	0	0	1	0	0	1 0 0 B B B B B B	
X _R r	(5)	1	0	1	0	1	S S S	Compute the EXCLUSIVE OR of the content of index register r, memory register M, or data B ... B with the accumulator.
X _R M	(8)	1	0	1	0	1	1 1 1	
X _R I	(8)	0	0	1	0	1	1 0 0 B B B B B B	
O _R r	(5)	1	0	1	1	0	S S S	Compute the INCLUSIVE OR of the content of index register r, memory register M, or data B ... B with the accumulator.
O _R M	(8)	1	0	1	1	0	1 1 1	
O _R I	(8)	0	0	1	1	0	1 0 0 B B B B B B	
C _P r	(5)	1	0	1	1	1	S S S	Compare the content of index register r, memory register M, or data B ... B with the accumulator. The content of the accumulator is unchanged.
C _P M	(8)	1	0	1	1	1	1 1 1	
C _P I	(8)	0	0	1	1	1	1 0 0 B B B B B B	
R _L C	(5)	0	0	0	0	0	0 1 0	Rotate the content of the accumulator left.
R _R C	(5)	0	0	0	0	1	0 1 0	Rotate the content of the accumulator right.
R _A L	(5)	0	0	0	1	0	0 1 0	Rotate the content of the accumulator left through the carry.
R _A R	(5)	0	0	0	1	1	0 1 0	Rotate the content of the accumulator right through the carry.

Program Counter and Stack Control Instructions

(4) J _M P	(11)	0	1	X	X	X	1 0 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Unconditionally jump to memory address B ₃ ... B ₃ B ₂ ... B ₂ .
(5) J _F c	(9 or 11)	0	1	0	C ₄	C ₃	0 0 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Jump to memory address B ₃ ... B ₃ B ₂ ... B ₂ if the condition flip-flop c is false. Otherwise, execute the next instruction in sequence.
J _T c	(9 or 11)	0	1	1	C ₄	C ₃	0 0 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Jump to memory address B ₃ ... B ₃ B ₂ ... B ₂ if the condition flip-flop c is true. Otherwise, execute the next instruction in sequence.
C _A L	(11)	0	1	X	X	X	1 1 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Unconditionally call the subroutine at memory address B ₃ ... B ₃ B ₂ ... B ₂ . Save the current address (up one level in the stack).
C _F c	(9 or 11)	0	1	0	C ₄	C ₃	0 1 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Call the subroutine at memory address B ₃ ... B ₃ B ₂ ... B ₂ if the condition flip-flop c is false, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence.
C _T c	(9 or 11)	0	1	1	C ₄	C ₃	0 1 0 B ₂ B ₂ B ₂ B ₂ B ₂ B ₂ X X B ₃ B ₃ B ₃ B ₃ B ₃ B ₃	Call the subroutine at memory address B ₃ ... B ₃ B ₂ ... B ₂ if the condition flip-flop c is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence.
R _E T	(5)	0	0	X	X	X	1 1 1	Unconditionally return (down one level in the stack).
R _F c	(3 or 5)	0	0	0	C ₄	C ₃	0 1 1	Return (down one level in the stack) if the condition flip-flop c is false. Otherwise, execute the next instruction in sequence.
R _T c	(3 or 5)	0	0	1	C ₄	C ₃	0 1 1	Return (down one level in the stack) if the condition flip-flop c is true. Otherwise, execute the next instruction in sequence.
R _S T	(5)	0	0	A	A	A	1 0 1	Call the subroutine at memory address AAA000 (up one level in the stack).

Input/Output Instructions

I _N P	(8)	0	1	0	0	M	M M 1	Read the content of the selected input port (MMM) into the accumulator.
O _U T	(6)	0	1	R	R	M	M M 1	Write the content of the accumulator into the selected output port (RRMMM, RR ≠ 00).

Machine Instruction

H _L T	(4)	0	0	0	0	0	0 0 X	Enter the STOPPED state and remain there until interrupted.
H _L T	(4)	1	1	1	1	1	1 1 1	Enter the STOPPED state and remain there until interrupted.

NOTES:

- (1) SSS = Source Index Register. These registers, r_i, are designated A(accumulator-000), B(001), C(010), D(011), E(100), H(101), L(110).
- (2) DDD = Destination Index Register. Memory registers are addressed by the contents of registers H & L.
- (3) Additional bytes of instruction are designated by BBBB BBBB.
- (4) X = "Don't Care".
- (5) Flag flip-flops are defined by C₄C₃ carry (00=overflow or underflow), zero (01=result is zero), sign (10=MSB of result is "1"), parity (11=parity is even).