


dotprod_seq Ready/Valid Wrapper

Two register stages around the unified INT8/BF16/NVFP4 combinational core



Formal focus: held output stays valid and stable whenever out_valid is high and out_ready is low.