


Circuiti digitali in tecnologia CMOS

Invertitore NMOS





$$v_I = v_{GS1}$$

$$v_O = v_{DS1} = V_{DD} - v_{DS2}$$

Invertitore NMOS

carico attivo




- $V_{DS} < V_{GS} - V_t$

$$I = K [2(V_{GS} - V_t)V_{DS} - V_{DS}^2] = K [-2V_t V_{DS} - V_{DS}^2]$$

$V_{DS} > V_{GS} - V_t$

$$I = K (V_{GS} - V_t)^2 \Rightarrow I = K V_t^2$$

Invertitore NMOS



Invertitore NMOS (margini di rumore)

Margini di rumore

o V_{OH}

$$V_{OH} = V_{DD}$$

o V_{OL}

Q_1 triode

Q_2 pinch-off

$$i_{D1} = i_{D2}$$

$$K_1 [2(\overline{V_{GS1}} - V_{th})\overline{V_{DS1}} - \overline{V_{DS1}}^2] = K_2 (\overline{V_{GS2}} - V_{th})^2$$

$$K_1 [2(\overline{V_{IN}} - V_{th})\overline{V_O} - \overline{V_O}^2] = K_2 |V_{th}|^2 \quad (1)$$

se

$$\overline{V_{IN}} = V_{OH} \Rightarrow \overline{V_O} = V_{OL}$$

$$V_{OL} \approx \frac{|V_{th}|^2}{2K_R(V_{DD} - V_{th})}$$

$$\overset{(tipico)}{V_{OL}} \approx 0.1 V$$

Invertitore NMOS (margini di rumore)

• V_{IH}

Q_1 triode

Q_2 pinch-off

si differenzia lo stato e V_{IN} nella (1)

e si procede come per l'NMOS ad accensione

$$V_{IH} = V_{t1} + \frac{2|V_{t0}|^2}{\sqrt{3}K_R}$$

(tipico)

$$V_{IH} = 2.2 V$$

V_{IL}

Q_1 pinch-off

Q_2 triode

si procede come per V_{IH}


$$V_{IL} = V_{t1} + \frac{|V_{t0}|}{K_R}$$

(tipico)


$$V_{IL} = 1.2 V$$

Invertitore NMOS (margini di rumore)

$$K_R = K_1 / K_2 = (W_1 / L_2) / (W_2 / L_2)$$



Invertitore NMOS (dissipazione di potenza)




$$P_S^{(1)} \approx 0$$

$$P_S^{(2)} = V_{DD} \cdot I_D^{(A)} = V_{DD} \cdot K_2 (V_{GS1}^0 / |V_{t0}|)^2$$

$$\bar{P}_S = \frac{1}{2} (P_S^{(1)} + P_S^{(2)}) = \frac{1}{2} K_2 |V_{t0}|^2 \cdot V_{DD}$$

$$P_{din} = f C V_{CC}^2$$

Invertitore CMOS




$$v_I = v_{GSN}$$

$$v_O = v_{DSN} = V_{DD} - v_{SDP}$$


$$v_{SGP} = V_{DD} - v_I$$

Processo tecnologico CMOS (1/2)


(a) Define *n*-well diffusion (mask #1)




(c) LOCOS oxidation



(b) Define active regions (mask #2)




(d) Polysilicon gate (mask #3)




Processo tecnologico CMOS (2/2)


(e) **n^+ diffusion** (mask #4)




(g) **Contact holes** (mask #6)




(f) **p^+ diffusion** (mask #5)




(h) **Metallization** (mask #7)




Funzionamento dell'invertitore CMOS (1/2)



(a)



(b)



(c)

$v_I = V_{DD} \rightarrow$ ingresso alto


$v_{GSN} = V_{DD} \rightarrow Q_N$ conduce

$v_{SGP} = 0 \rightarrow Q_P$ interdetto


$i_{DP} = i_{DN} @ 0 \rightarrow$ corrente nulla

$V_{OL} @ 0 \rightarrow$ uscita bassa


Funzionamento dell'invertitore a CMOS (2/2)



(a)



(b)



(c)

$v_I = 0 \rightarrow$ ingresso basso

$v_{GSN} = 0 \rightarrow Q_N$ interdetto


$v_{SGP} = V_{DD} \rightarrow Q_P$ conduce

$i_{DP} = i_{DN} @ 0 \rightarrow$ corrente nulla


$V_{OH} @ V_{DD} \rightarrow$ uscita alta

Caratteristica di trasferimento di tensione dell'invertitore a CMOS (1/2)

$$\begin{cases} v_I = v_{GSN} = V_{OL} = 0 \\ v_{SGP} = V_{DD} - v_I = V_{DD} \end{cases}$$






Q_N interdetto, Q_P in triodo



$$i = i_{DP} = i_{DN} = 0$$

$$v_O = v_{DSN} = V_{DD} = V_{OH}$$



$$\begin{cases} v_I = v_{GSN} = V_{OH} = V_{DD} \\ v_{SGP} = V_{DD} - v_I = 0 \end{cases}$$




Q_N in triodo, Q_P interdetto



$$i = i_{DP} = i_{DN} = 0$$

$$v_O = v_{DSN} = 0 = V_{OL}$$



Caratteristica di trasferimento di tensione dell'invertitore a CMOS (2/2)



Margine di rumore dell'invertitore a CMOS

- $V_{OH} = V_{DD}$ $V_{OL} = 0$

- Quindi dobbiamo definire solo V_{IH} e V_{IL}



CONDIZIONE = $\frac{dv_o}{dv_i} = -1 \Rightarrow$ SCRIVERE v_o IN FUNZIONE DI v_i

Margine di rumore dell'invertitore a CMOS

V_{iL} \Rightarrow IN QUESTA REGIONE DI FUNZIONAMENTO: Q_N SATURO & Q_P TRIODO

$$\left\{ \begin{array}{l} V_{in} = V_{GS}^{(Q_N)} \quad V_{out} = V_{DS}^{(Q_N)} \\ -V_{GS}^{(Q_P)} = V_{DD} - V_{in} \quad -V_{DS}^{(Q_P)} = V_{DD} - V_o \end{array} \right\} \text{ & } i_D^{(Q_N)} \equiv i_D^{(Q_P)}$$

$$i_D^{(Q_N)} = \text{SATURO} = K_n \left(\overset{V_{GS}}{V_{in}} - V_{Tn} \right)^2 \quad \left(\overset{HO}{\text{SOSTITUITO}} \right)$$

$$i_D^{(Q_P)} = \text{TRIDODO} = K_p \left[\underbrace{\left(V_{DD} - V_{in} - V_{Tp} \right)}_{V_{SDP}} \underbrace{\left(V_{DD} - V_o \right)}_{V_{SD}} - \underbrace{\left(V_{DD} - V_o \right)^2}_{V_{SD}^2} \right]$$

$$\boxed{i_D^{(Q_N)} \equiv i_D^{(Q_P)}}, \quad K_n = K_p = K, \quad V_{Tn} = |V_{Tp}| = V_T$$

$$\left(V_i - V_T \right)^2 = 2 \left(V_{DD} - V_i - V_T \right) \left(V_{DD} - V_o \right) - \left(V_{DD} - V_o \right)^2 \quad V_o = f(V_i)$$

$$\boxed{\frac{\partial V_o}{\partial V_i} = -1}$$

, pongo $V_i = V_{iL}$ & ~~Esco~~
ricavo V_{iL} \Rightarrow

$$NM_L = \frac{3V_{DD} + 2V_T}{8}$$

G.3

Margine di rumore dell'invertitore a CMOS

$V_{iH} \Rightarrow$ $V_{iH} = V_{DD} - V_{DSAT}$ (VDSAT = $V_{DD} - V_{TH}$)

$$i_D^{(QN)} = \tau R I_{OQ} = K_n \left[2(V_{iH} - V_{TH}) V_{out} - V_o^2 \right]$$

\downarrow V_{iH} \downarrow V_{DSAT} \downarrow V_{DS}

$$i_D^{(QP)} = \text{SATURO} = K_p \left[(V_{DD} - V_{iH} - V_{TP}) \right]^2$$

$$V_{TH} = V_{TP} = V_T, \quad K_n = K_p = K$$

$$i_D^{(QN)} = i_D^{(QP)}$$


$$2(V_{iH} - V_T)V_o - V_o^2 = (V_{DD} - V_{iH} - V_T)^2 \quad V_o = \frac{1}{2}(V_i)$$

$$\frac{dV_o}{dV_i} = -1 \Rightarrow V_{iH} = V_{iH} \quad \text{ottenuto } V_{iH}$$


$$NM_H = V_{iH} - V_{DD} = \frac{3V_{DD} + 2V_T}{8} \equiv NM_L$$

\uparrow
 = IMMETTITA!


Funzionamento dinamico dell'invertitore CMOS




(a)



(c)



(b)



(d)

Funzionamento dinamico dell'invertitore CMOS

0 scarica da E ad F

Q_N pinch-off Q_P OFF

$$I_{DN} = K_n (V_{DD} - V_t)^2$$

$$t_{PHL1} = \frac{C [V_{DD} - (V_{DD} - V_t)]}{K_n (V_{DD} - V_t)^2}$$

$$t_{PHL1} = \frac{C V_t}{K_n (V_{DD} - V_t)^2}$$

Funzionamento dinamico dell'invertitore CMOS

scarica da F ad 0

Q_n triode Q_p OFF

$$i_{DN} \text{ o } i = -C \frac{dV_o}{dt}$$

$$i_{DN} = k_n [2(V_I - V_{tn})V_o - V_o^2] \quad V_I = V_{DD}$$

$$-\frac{k_n}{C} \frac{dt}{dt} = \frac{1}{2(V_{DD} - V_t)} \cdot \frac{dV_o}{\frac{1}{2(V_{DD} - V_t)} V_o^2 - V_o}$$

$$-\frac{k_n}{C} t_{pHL2} = \frac{1}{2(V_{DD} - V_t)} \int_{V_{DD} - V_t}^{V_{DD}/2} \frac{dV_o}{\frac{1}{2(V_{DD} - V_t)} V_o^2 - V_o}$$

$$\int \frac{dx}{ax^2 - x} = \ln \left(1 - \frac{1}{ax} \right)$$

$$t_{pHL2} = \frac{C}{2k_n (V_{DD} - V_t)} \ln \left(\frac{3V_{DD} - 4V_t}{V_{DD}} \right)$$

Funzionamento dinamico dell'invertitore CMOS

$$t_{pHL} = t_{pHL1} + t_{pHL2}$$

$$\rightarrow V_E \approx 0.2 V_{DD}$$


$$t_{pHL} \approx \frac{0.8 C}{K_n V_{DD}}$$

o carica di C (per simmetria)


$$t_{pLH} \approx \frac{0.8 C}{K_p V_{DD}}$$

$$DP \approx f C V_{DD}^2 \cdot \frac{0.8 C}{K V_{DD}} = 0.8 \frac{f C^2 V_{DD}^2}{K V_{DD}}$$
$$\Rightarrow P < 1 \mu W$$

Corrente e potenza dissipata dell'invertitore a CMOS




corrente assorbita nella porta per cambiare stato in funzione della tensione applicata in ingresso




fornisce un contributo trascurabile nella dissipazione dinamica di potenza

la dissipazione dinamica di potenza è dovuta principalmente ai processi di carica e scarica della capacità di uscita




$$P_D = f C V_{DD}^2$$

la tecnologia si valuta in base al prodotto ritardo - potenza




$$DP = P_D t_P$$


Diagramma a blocchi di una porta logica CMOS a tre ingressi




Funzione NOR con interruttori ideali




Esempi di reti pull-down




Esempi di reti pull-up



(a)




(b)




(c)

Porta NOR CMOS a due ingressi



$$Y = \overline{A + B} = \overline{A} \times \overline{B}$$





A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Q_{PA} , Q_{PB} : PMOS

Q_{NA} , Q_{NB} : NMOS

Porta NAND CMOS a due ingressi




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = \overline{A \times B} = \overline{A} + \overline{B}$$

Q_{PA} , Q_{PB} : PMOS


Q_{NA} , Q_{NB} : NMOS

Dimensionamento dei transistori per una porta NOR a quattro ingressi



Dimensionamento dei transistori per una porta NOR a quattro ingressi


- WORST CASE DESIGN 1 solo ingresso alto: la capacità di uscita si scarica allora verso l'unico NMOS ON



$$K_{P,eq} = \frac{K_P}{N}$$


$$K_{N,eq} = K_N$$

Dimensionamento dei transistori per una porta NAND a quattro ingressi



Dimensionamento dei transistori per una porta NAND a quattro ingressi

WORST CASE DESIGN 1 solo ingresso basso: carica della
capacità di uscita assieme tramite
un solo PMOS ON



$$K_{P,q} = K_P$$

$$K_{N,q} = \frac{K_N}{N}$$

Dimensionamento dei transistori per una porta NAND a quattro ingressi

• NOR

$$\frac{1}{2} \mu_p C_{ox} \frac{W_p}{N L_p} = \frac{1}{2} \mu_n C_{ox} \frac{W_n}{L_n}$$

$$\frac{W_p}{N L_p} = 2.5 \frac{W_n}{L_n}$$

$$\text{se } L_n = L_p = F \Rightarrow W_p = 2.5 N W_n$$

• NAND

$$\frac{1}{2} \mu_p C_{ox} \frac{W_p}{L_p} = \frac{1}{2} \mu_n C_{ox} \frac{W_n}{N L_n}$$

$$\frac{W_p}{L_p} = 2.5 \frac{W_n}{N L_n}$$


$$\text{se } L_n = L_p = F. \Rightarrow W_n = \frac{N W_p}{2.5}$$

Dimensionamento dei transistori per una porta NAND a quattro ingressi

$$\begin{aligned} \text{Area minima NOR} &= N W_N \overbrace{L_N^F}^{A_{\min}} + N W_P \overbrace{L_P^F}^{A_{\min}} = N (W_N F + 2.5 N W_N F) = \\ &= N A_{\min} (1 + 2.5 N) \end{aligned}$$

$$\begin{aligned} \text{Area minima NAND} &= N W_P L_P + N W_N L_N = N (W_P F + \overbrace{N \frac{W_P}{2.5} F}^{A_{\min}}) = \\ &= N A_{\min} (2.5 + N) \end{aligned}$$

Realizzazione di una porta complessa CMOS



$$Y = \overline{A(B + CD)}$$



OR-esclusivo (XOR)

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


→ $\bar{A}B$

→ $A\bar{B}$


$$Y = A \oplus B = A\bar{B} + \bar{A}B$$




OR-esclusivo (XOR)



Realizzazione della funzione OR-esclusiva (XOR)




(a)



(b)

Decodificatore

DECODER = INTERPRETA UN CODICE DI n BIT
E ATTIVA UNA USCITA (TRAG m)
CHE CORRISPONDE ALLA PAROLA IN INGRESSO



BINARIO \rightarrow DECIMAL

Decodificatore





Fig. 13.40 Un decoder d'indirizzo NOR in forma di matrice. Attraverso un indirizzo di 3 bit si sceglie una delle otto linee di riga.

Decodificatore di indirizzi di colonna a CMOS



Tecnologia MOS complementare (CMOS)

