

Digital Design Lab 6 Report

Palaskar Adarsh Mahesh
B20EE087

March 4, 2022

1 D flip flop with synchronous and asynchronous reset:

```
`timescale 1ns / 1ps

module sync_async_dff(D1,D2,clk,reset,Q1,Q2);

    input D1,D2,clk,reset;
    output reg Q1,Q2;

    always @(posedge clk)           //sync - depends on clock
        if(reset)
            Q1 = 0;
        else
            Q1 = D1;

    always @(posedge clk or posedge reset) //async - does not depend on clock
        if(reset)
            Q2 = 0;
        else
            Q2 = D2;

endmodule
```

Figure 1: Verilog code for D flip flop with synchronous and asynchronous reset:

```

1  `timescale 1ns / 1ps
2
3  module test_sync_async_dff;
4
5      reg D1,D2,clk,reset;
6      wire Q1,Q2;
7
8      sync_async_dff dff1(D1,D2,clk,reset,Q1,Q2);
9
10     initial
11     begin
12
13         clk = 0;
14
15         D1 = 1'b0; D2 = 1'b0; reset = 1'b0;
16
17         #10 D1 = 1'b1; D2 = 1'b0; reset = 1'b0;
18         #10 D1 = 1'b0; D2 = 1'b1; reset = 1'b1;
19         #10 D1 = 1'b1; D2 = 1'b0; reset = 1'b0;
20
21     end
22     always #10 clk = ~clk;
23     initial #50 $finish;
24
25 endmodule
26

```

Figure 2: Test bench for D flip flop with synchronous and asynchronous reset




Figure 3: Simulation wave forms:

2 Testing the operation of blocking and non-blocking assignments using two D flip flops:

```
1  `timescale 1ns / 1ps
2
3  module dff_blocking(D,clk,Q1,Q2);
4
5      input D,clk;
6      output reg Q1,Q2;
7
8      always @(posedge clk)
9      begin
10         Q1 = D;
11         Q2 = Q1;
12     end
13
14 endmodule
15
16 module dff_nonblocking(D,clk,Q1,Q2);
17
18     input D,clk;
19     output reg Q1,Q2;
20
21     always @(posedge clk)
22     begin
23         Q1 <= D;
24         Q2 <= Q1;
25     end
26
27 endmodule
28
```

Figure 4: Verilog code

```

1  `timescale 1ns / 1ps
2
3  module test_dff_blocking;
4
5      reg D,clk;
6      wire Q1,Q2;
7
8      dff_blocking db(D,clk,Q1,Q2);
9
10     initial
11     begin
12
13         D = 0; clk = 0;
14         #20 D = 1;
15         #20 D = 0;
16         #20 D = 1;
17     end
18
19     always #5 clk = ~clk;
20     initial #100 $finish;
21
22 endmodule
23

```

Figure 5: Test bench for blocking assignments

```

1  `timescale 1ns / 1ps
2
3  module test_dff_nonblocking;
4
5      reg D,clk;
6      wire Q1,Q2;
7
8      dff_nonblocking dn(D,clk,Q1,Q2);
9
10     initial
11     begin
12
13         D = 0; clk = 0;
14         #20 D = 1;
15         #20 D = 0;
16         #20 D = 1;
17     end
18
19     always #5 clk = ~clk;
20     initial #100 $finish;
21
22 endmodule

```

Figure 6: Test bench for non blocking assignments




Figure 7: Simulation wave form for blocking assignments




Figure 8: Simulation wave form for non blocking assignments

3 8 bit serial addition:

The verilog code is as follows:

```
1  `timescale 1ns / 1ps
2
3  module serial_adder(sum,cout,a,b,clk);
4
5      input [7:0] a,b;
6      input clk;
7      wire [7:0] x,z;
8      output [7:0] sum;
9      output cout;
10     wire s,cin;
11
12     fa fa1(s,cout,x[0],z[0],cin);
13     dff d1(cin,cout,clk);
14     sipo a1(sum,s,clk);
15     shift r1(x,a,clk);
16     shift r2(z,b,clk);
17 endmodule
18
19 module shift(y,d,clk);
20     input [7:0] d;
21     input clk;
22     output [7:0] y;
23     reg [7:0] y;
24
25     initial
26     begin
27         assign y=d;
28     end
29
30     always @(posedge clk)
31     begin
32         assign y = y>>1;
33     end
34 endmodule
```

Figure 9: Verilog code for serial adder(1)

```

35
36     module sipo(y,s,clk);
37         input  s;
38         input clk;
39         output [7:0] y;
40         reg [7:0] y;
41     ○ always @(posedge clk)
42         begin
43     ○     assign y = {s,y[7:1]};
44         end
45     endmodule
46
47     module fa(s,cout,a,b,cin);
48         input a,b,cin;
49         output s,cout;
50         assign {cout,s}=a+b+cin;
51     ○ endmodule
52
53     module dff(q,d,clk);
54         input d,clk;
55         output q;
56         reg q;
57
58         initial
59         begin
60             q = 1'b0;
61     ○         end
62         always @(posedge clk)
63             begin
64     ○                 q = d;
65             end
66     ○
67     endmodule
68

```

Figure 10: Verilog code for serial adder(2)

Since register a has parallel input, we can directly assign the value of sum to a to store in register a.

```

1  `timescale 1ns / 1ps
2
3  module test_serial_adder;
4
5      reg [7:0] a,b;
6      reg clk;
7
8      wire [7:0] sum;
9      wire cout;
10
11     serial_adder sa(sum,cout,a,b,clk);
12
13     initial
14     begin
15
16         clk = 0;
17
18         a = 8'b00110011; b = 8'b01001100;
19
20     end
21     always #5 clk = ~clk;
22     initial #100 $finish;
23 endmodule
24

```

Figure 11: Test bench for serial adder



Figure 12: Simulation wave forms

We observe that the answer is obtained after 8 clock cycles are completed. (The first input is loaded before the first clock in the simulation)