## Digital Design Lab 6 Report

## Palaskar Adarsh Mahesh B20EE087

March 4, 2022

## 1 D flip flop with synchronous and asynchronous reset:

Figure 1: Verilog code for D flip flop with synchronous and asynchronous reset:

```
`timescale 1ns / 1ps
3 module test_sync_async_dff;
5
       reg D1, D2, clk, reset;
       wire Q1, Q2;
       sync_async_dff dff1(D1,D2,clk,reset,Q1,Q2);
8
9 :
10
      initial
11
          begin
12
13
              clk = 0;
14
15
              D1 = 1'b0; D2 = 1'b0; reset = 1'b0;
16
17
              #10 D1 = 1'b1; D2 = 1'b0; reset = 1'b0;
18
              #10 D1 = 1'b0; D2 = 1'b1; reset = 1'b1;
              #10 D1 = 1'b1; D2 = 1'b0; reset = 1'b0;
19
20
21
22
      always #10 clk = ~clk;
23
       initial #50 $finish;
24
25 endmodule
26
```

Figure 2: Test bench for D flip flop with synchronous and asynchronous reset




Figure 3: Simulation wave forms:

2 Testing the operation of blocking and nonblocking assignments using two D flip flops:

```
`timescale 1ns / 1ps
3 ☐ module dff_blocking(D,clk,Q1,Q2);
5 !
      input D, clk;
      output reg Q1,Q2;
7
      always @ (posedge clk)
      begin
        Q1 = D;
11 ;
        Q2 = Q1;
12 🖯
       end
13
14 @ endmodule
15
16 module dff_nonblocking(D,clk,Q1,Q2);
17
18
      input D, clk;
      output reg Q1,Q2;
19
20
21 🖯
      always @ (posedge clk)
22 🖯
      begin
       Q1 <= D;
        Q2 <= Q1;
25 🖨
       end
26
27 endmodule
28
```

Figure 4: Verilog code

```
`timescale 1ns / 1ps
   module test_dff_blocking;
       reg D, clk;
       wire Q1,Q2;
7 8 9
       dff_blocking db(D,clk,Q1,Q2);
10
       initial
11
          begin
              D = 0; clk = 0;
13
14
              #20 D = 1;
              #20 D = 0;
              #20 D = 1;
16
17
18
       always #5 clk = ~clk;
19
20
       initial #100 $finish;
21
22 endmodule
23
```

Figure 5: Test bench for blocking assignments

```
timescale 1ns / 1ps
3 module test_dff_nonblocking;
       reg D, clk;
       wire Q1,Q2;
       dff_nonblocking dn(D,clk,Q1,Q2);
10
       initial
11
         begin
13
              D = 0; clk = 0;
              #20 D = 1;
14
              #20 D = 0;
16
              #20 D = 1;
17
          end
19
       always #5 clk = ~clk;
20
       initial #100 $finish;
22 endmodule
```

Figure 6: Test bench for non blocking assignments




Figure 7: Simulation wave form for blocking assignments




Figure 8: Simulation wave form for non blocking assignments

## 3 8 bit serial addition:

The verilog code is as follows:

```
1
          timescale 1ns / 1ps
 2
         module serial_adder(sum,cout,a,b,clk);
 5
             input [7:0] a,b;
             input clk;
             wire [7:0] x,z;
 8
             output [7:0] sum;
             output cout;
10
             wire s, cin;
11
12
             fa fa1(s,cout,x[0],z[0],cin);
13
             dff d1(cin,cout,clk);
             sipo a1(sum, s, clk);
14
15
             shift r1(x,a,clk);
             shift r2(z,b,clk);
17
         endmodule
18
         module shift(y,d,clk);
19
             input [7:0] d;
20
21
             input clk;
             output [7:0] y;
23
             reg [7:0] y;
24
25
                 begin
26
27
     0
                 assign y=d;
28
                 end
29
     0
30
             always @ (posedge clk)
31
                 begin
     0
32
                 assign y = y>>1;
33
                 end
34
         endmodule
```

Figure 9: Verilog code for serial adder(1)

```
35
36
        module sipo(y,s,clk);
37
           input s;
38
            input clk;
            output [7:0] y;
39
40
            reg [7:0] y;
41
            always @ (posedge clk)
42
            begin
43
            assign y = {s,y[7:1]};
44
            end
45
        endmodule
46
47
        module fa(s,cout,a,b,cin);
48
            input a,b,cin;
          output s,cout;
49
50
            assign {cout,s}=a+b+cin;
     O endmodule
51
52
53
        module dff(q,d,clk);
54
           input d, clk;
55
            output q;
56
            reg q;
57
58
            initial
59
            begin
60
                q = 1'b0;
61
62
            always @(posedge clk)
63
               begin
64
               q = d;
65
                end
     0
66
67
         endmodule
68
```

Figure 10: Verilog code for serial adder(2)

Since register a has parallel input, we can directly assign the value of sum to a to store in register a.

```
timescale 1ns / 1ps
    module test serial adder;
        reg [7:0] a,b;
        reg clk;
        wire [7:0] sum;
        wire cout;
10
11
        serial_adder sa(sum,cout,a,b,clk);
12
13
        initial
14
            begin
15
16
                 clk = 0;
17
18
                 a = 8'b00110011; b = 8'b01001100;
19
20
21
        always #5 clk = ~clk;
22
        initial #100 $finish;
23
24
```

Figure 11: Test bench for serial adder




Figure 12: Simulation wave forms

We observe that the answer is obtained after 8 clock cycles are completed. (The first input is loaded before the first clock in the simulation)