

JK Flip flops Implementation using D flip flops (Synchronous Counter)

Satheesh K Simhachalam*

CONTENTS

1	Components	1
2	The Assignment	1
3	Realization of JK flip flop using D flip flop	2
4	Finite State Machine	2
5	Implementation Details	3

Abstract—This manual explains steps to implement JK flip flop synchronous counters with D flip flops using finite state machine.

Vaman board with arm GCC tool chain using D-flip flops. The *state transitioning* decoder and *display* decoder are part of *combinational* logic, while the *delay* is part of *sequential* logic.




Fig. 1: Synchronous counter with JK flip flops

1 COMPONENTS

Component	Value	Quantity
Bread Board		1
Resistor	$\geq 220\Omega$	1
Vaman board		1
7 Segment Display	Common Anode	1
Decoder	7447	1
Flip flop	7474	1
Jumper Wires		20

TABLE 0: Components List

2. The required J and K inputs for 2 J-K flip flops are as mentioned in the Table 2.

Present state		Next state		Flip flop Inputs			
X (Q ₁)	W (Q ₂)	B (Q ₁ ⁺)	A (Q ₂ ⁺)	J ₁	K ₁	J ₂	K ₂
0	0	1	0	1	X	0	X
1	0	0	1	X	1	1	X
0	1	1	1	1	X	X	0
1	1	0	0	X	1	X	1

TABLE 2: JK flip flop State Transition Table

2 THE ASSIGNMENT

1. **Problem Statement:** A synchronus counter using two J-K flip flops that goes through the sequence of states: $Q_1Q_2 = 00 \rightarrow 10 \rightarrow 01 \rightarrow 11 \rightarrow 00$.. is required as mentioned in Fig. 1. We need to implement this sequencing logic on

3. From the columns of J_1, K_1, J_2, K_2 , we can say

$$J_1 = 1 \quad (2.1)$$

$$K_1 = 1 \quad (2.2)$$

$$J_2 = Q_1 \quad (2.3)$$

$$K_2 = Q_1 \quad (2.4)$$

*The author is a PhD scholar with the Department of Electrical Engineering, Indian Institute of Technology, Hyderabad 502285 India e-mail: ee22resch11010@iith.ac.in. All content in this manual is released under GNU GPL. Free and open source.

3 REALIZATION OF JK FLIP FLOP USING D FLIP FLOP

- Now, we have to design to realize JK flip flop using a D flip flop. D flip flop is primarily meant to provide delay as the output of this flip flop is same as the input.

The first thing that needs to be done for this conversion is to draw the truth table for both the flip flops as shown in Table 1. The next step is to create the equivalent K-Maps for the required outputs.

J	K	Q	Q ⁺	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

TABLE 1: JK vs D Transition Table

- The K-Map for required input- output relation is as shown in Fig 2

		KQ			
		00	01	11	10
J	0	0	1	0	0
	1	1	1	0	1

Fig. 2: K-map for D.

- Obtain the state transition equations for **D** from Fig. 2

$$D = JQ' + K'Q \quad (3.1)$$

4 FINITE STATE MACHINE

- Fig. 1 shows a *finite state machine* (FSM) diagram for the counter in Fig. 1.




Fig. 1: FSM for the counter

- From 3.1, D inputs for D flip flops are derived using the following equations

$$Q_1^+ = D_1 = J_1Q_1' + K_1'Q_1 \quad (4.1)$$

Substituting values for J_1 , K_1 from 2.1 and 2.2,

$$Q_1^+ = D_1 = 1Q_1' + 0Q_1 \quad (4.2)$$

$$Q_1^+ = D_1 = Q_1' \quad (4.3)$$

Similarly,

$$Q_2^+ = D_2 = J_2Q_2' + K_2'Q_2 \quad (4.4)$$

Substituting values for J_2 , K_2 from 2.3 and 2.4,

$$Q_2^+ = D_2 = Q_1Q_2' + Q_1'Q_2 \quad (4.5)$$

$$Q_2^+ = D_2 = Q_1Q_2' + Q_1'Q_2 \quad (4.6)$$

- The *state transition table* for the FSM is Table 3 where the present state is denoted by the variables $W(Q_2)$, $X(Q_1)$ and the next state by $A(Q_2^+)$, $B(Q_1^+)$.

X	W	B	A
0	0	1	0
1	0	0	1
0	1	1	1
1	1	0	0

TABLE 3: State Transition Table for D flip flops

The associated equations are:

$$A = XW' + WX' \quad (4.7)$$

$$B = X' \quad (4.8)$$

5 IMPLEMENTATION DETAILS

1. Connect the Vaman board, 7447, 7474 as per the details mentioned in Table 2 and Fig 2
2. The code for arm GCC implementation is available at the following github link

https://github.com/satheeshsimha/vaman/tree/master/arm/assignment/codes/JK_D_Conv/sr/main.c




Fig. 2: The Synchronous counter with LED Display

	INPUT		OUTPUT				CLOCK		5V				GND		
	W	X	A	B	C	D									
Vaman	28	23	4	5	6	7	8								
7474	5	9	2	12			CLK1	CLK2	1	4	10	13	7		
7447			7	1	2	6			16				8	2	6

TABLE 2: Connection Diagram