# **A10 Transport Stream Controller**

#### 1. Overview

The transport stream controller is responsible for de-multiplexing and pre-processing the input multimedia data defined in ISO/IEC 13818-1.

The transport stream controller receives multimedia data stream from SSI (Synchronous Serial Port)/SPI (Synchronous Parallel Port) inputs and de-multiplexing the data into Packets by PID (Packet Identify). Before Packets are stored to memory by DMA, it can be pre-processed by the Transport Stream Descrambler.

The transport stream controller can be used for almost all multi-media application cases, for example: DVB STB, IPTV, Streaming-media Box, multi-media players and so on.

The Transport Stream Controller (TSC) features:

- One external Synchronous Parallel Interface (SPI) or one external Synchronous Serial Interface (SSI)
- 32 channels PID filter
- Multiple transport stream packet (188, 192, 204) format support
- SPI and SSI timing parameters are configurable
- Hardware packet synchronous byte error detecting
- Hardware PCR packet detection
- Configurable SPI transport stream generator for streams in DRAM memory
- DMA is supported for data transfer
- Support DVB-CSA V1.1 Descrambler

The Top Diagram of TSC is shown below:




Figure 1 TSC Diagram

### 2. Related Registers

### 2.1. TSC Control Registers

Offset: 0x00			Register Name: TSC_CTLR Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:2	/	/	/
			TSCSR
			TSC Soft Reset
			An software writting '1' will initiate a reset to all logic of
1	R/W	0	TSC. And this bit will be cleared automaticly after reset.
			TSCEn
			TSC Enable
			0 – Disable
0	R/W	0	1 – Enable

# 2.2. TSC Status Register

Offset: 0	x04	* (	Register Name: TSC_STAR Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:0	4		/

# 2.3. TSC Port Control Register

, ,			Register Name: TSC_PCTLR Default Value: 0x0000_0000
Offset:	0x10		
Bit	Bit Read/Write Default		Description
31:17	/	/	/
			TSOutPort0Ctrl
			TS Output Port0 Control
			0 – SPI
16	R/W	0	1 – SSI
15:2	/	/	/
			TSInPort1Ctrl
			TS Input Port1 Control
			0 – SPI
1	R/W	0	1 – SSI
0	R/W	0	TSInPort0Ctrl



	TS Input Port0 Control
	0 - SPI
	1 – SSI

# 2.4. TSC Port Parameter Register

0.00			O .	Name: TSC_PPARR
Offset: 0x14			Default Va	alue: 0x0000_0000
Bit	Read/Write	Default		Description
			TSOutPort	
			TS Output	Port0 Parameters
			Bit	Definition
			7:5	/
			4	SSI data order
				0: MSB first for one byte data
				1: LSB first for one byte data
			3	CLOCK signal polarity
				0 : Rise edge capturing
			10	1: Fall edge capturing
			2	ERROR signal polarity
				0: High level active
	1			1: Low level active
		( ) ,	1	DVALID signal polarity
	$\sim 11$			0: High level active
				1: Low level active
			0	PSYNC signal polarity
				0: High level active
) ,				1: Low level active
31:24	R/W	0x00		
23:16	/	/	/	
			TSInPort1	Par
			TS Input P	Port1 Parameters
			Bit	Definition
			7:5	Reserved
			4	SSI data order
				0: MSB first for one byte data
				1: LSB first for one byte data
			3	CLOCK signal polarity
				0 : Rise edge capturing
15:8	R/W	0x00		1: Fall edge capturing



			/
		2	ERROR signal polarity
			0: High level active
			1: Low level active
		1	DVALID signal polarity
			0: High level active
			1: Low level active
		0	PSYNC signal polarity
			0: High level active
			1: Low level active
		TSInPort0l	Par
		TS Input P	ort0 Parameters
		•	
		Bit	<b>Definition</b>
		7:5	Reserved
		4	SSI data order
			0: MSB first for one byte data
			1: LSB first for one byte data
		3	CLOCK signal polarity
			0 : Rise edge capturing
		10	1: Fall edge capturing
		2	ERROR signal polarity
	~ (		0: High level active
			1: Low level active
	( ) "	1	DVALID signal polarity
· 1 1			0: High level active
10			1: Low level active
		0	PSYNC signal polarity
			0: High level active
		1	
			1: Low level active
			2

## 2.5. TSC TSF Input Multiplex Control Register

			Register Name: TSC_TSFMUXR  Default Value: 0x0000 0000
Bit Read/Write Default		Default	Description
31:8	/	/	1
			TSF1InputMuxCtrl
			TSF1 Input Multiplex Control
			0x0 –Data from TSG
7:4	R/W	0x0	0x1 –Data from TS IN Port0

			0x2 –Data from TS IN Port1
			Others – Reserved
			TSF0InputMuxCtrl
			TSF0 Input Multiplex Control
			0x0 –Data from TSG
			0x1 –Data from TS IN Port0
			0x2 –Data from TS IN Port1
3:0	R/W	0x0	Others – Reserved

### 2.6. TSC Port Output Multiplex Control Register

			Register Name: TSC_TSFMUXR
Offset:	0x28		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:4	/	/	/
			TSPortOutputMuxCtrl TS Port Output Multiplex Control 0x0 – Data from TSG 0x1 –Data from TS IN Port0 0x2 –Data from TS IN Port1
3:0	R/W	0x0	Others – Reserved

# 2.7. TSG Control and Status Register

Offset: T	SG+0x00		Register Name: TSG_CSR Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:26	/	/	/
			TSGSts
			Status for TS Generator
			0: IDLE state
			1: Running state
			2: PAUSE state
25:24	R	0	Others: Reserved
23:10	/	/	/
			TSGLBufMode
			Loop Buffer Mode
9	R/W	0	When set to '1', the TSG external buffer is in loop mode.
			TSGSyncByteChkEn
8	R/W	0	Sync Byte Check Enable



			Enable/ Disable check SYNC byte fro receiving new
			packet
			0: Disable
			1: Enable
			If enable check SYNC byte and an error SYNC byte is
			receiver, TS Generator would come into PAUSE state. If
			the correspond interrupt is enable, the interrupt would
			happen.
7:3	/	/	/
			TSGPauseBit
			Pause Bit for TS Generator
			Write '1' to pause TS Generator. TS Generator would
			stop fetch new data from DRAM. After finishing this
			operation, this bit will clear to zero by hardware. In
2	R/W	0	PAUSE state, write '1' to resume this state.
			TSGStopBit
			Stop Bit for TS Generator
			Write '1' to stop TS Generator. TS Generator would stop
			fetch new data from DRAM. The data already in its FIFO
			should be sent to TS filter. After finishing this operation,
1	R/W	0	this bit will clear to zero by hardware.
			TSGStartBit
			Start Bit for TS Generator
	•		Write '1' to start TS Generator. TS Generator would fetch
		( ) ,	data from DRAM and generate SPI stream to TS filter.
		M	This bit will clear to zero by hardware after TS Generator
0	R/W	0	is running.

# 2.8. TSG Packet Parameter Register

			Register Name: TSG_PPR
Offset: TSG+0x04			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:24	/	/	/
			SyncByteVal
			Sync Byte Value
23:16	R/W	0x47	This is the value of sync byte used in the TS Packet.
15:8	/	/	/
			SyncBytePos
			Sync Byte Position
			0: the 1st byte position
7	R/W	0	1: the 5th byte position



			Notes: This bit is only used for 192 bytes packet size.
6:2	/	/	/
			PktSize
			Packet Size
			Byte Size for one TS packet
			0: 188 bytes
			1: 192 bytes
			2: 204 bytes
1:0	R/W	0	3: Reserved

# 2.9. TSG Interrupt Enable and Status Register

			Register Name: TSG_IESR
Offset: 7	ΓSG+0x08		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:20	/	/	/
			TSGEndIE
			TS Generator (TSG) End Interrupt Enable
			0: Disable
			1: Enable
			If set this bit, the interrupt would assert to CPU when all
19	R/W	0	data in external DRAM are sent to TS PID filter.
		$(\ )$	TSGFFIE
			TS Generator (TSG) Full Finish Interrupt Enable
			0: Disable
18	R/W	0	1: Enable
			TSGHFIE
,			TS Generator (TSG) Half Finish Interrupt Enable
			0: Disable
17	R/W	0	1: Enable
			TSGErrSyncByteIE
			TS Generator (TSG) Error Sync Byte Interrupt Enable
			0: Disable
16	R/W	0	1: Enable
15:4	/	/	/
			TSGEndSts
			TS Generator (TSG) End Status
3	R/W	0	Write '1' to clear.
			TSGFFSts
			TS Generator (TSG) Full Finish Status
2	R/W	0	Write '1' to clear.



			TSGHFSts
			TS Generator (TSG) Half Finish Status
1	R/W	0	Write '1' to clear.
			TSGErrSyncByteSts
			TS Generator (TSG) Error Sync Byte Status
0	R/W	0	Write '1' to clear.

## 2.10. TSG Clock Control Register

			Register Name: TSG_CCR
Offset: TSG+0x0c			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			TSGCDF_N
			TSG Clock Divide Factor (N)
31:16	R/W	0x0	The Numerator part of TSG Clock Divisor Factor.
			TSGCDF_D
			TSG Clock Divide Factor (D)
			The Denominator part of TSG Clock Divisor Factor.
			Frequency of output clock:
			Fo = $(Fi*(N+1))/(16*(D+1))$ .
		*	Fi is the input special clock of TSC, and D must not be
15:0	R/W	0x0	less than N.

# 2.11. TSG Buffer Base Address Register

4			Register Name: TSG_BBAR
Offset:	TSG+0x10		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:28	/	/	/
			TSGBufBase
			Buffer Base Address
			This value is a start address of TSG buffer.
			Note: This value should be 4-word (16Bytes) align, and
27:0	RW	0x0	the lowest 4-bit of this value should be zero.

### 2.12. TSG Buffer Size Register

	Register Name: TSG_BSZR
Offset: TSG+0x14	Default Value: 0x0000_0000



Bit	Read/Write	Default	Description
31:24	/	/	/
			TSGBufSize
			Data Buffer Size for TS Generator
			It is in byte unit.
			The size should be 4-word (16Bytes) align, and the lowest
23:0	R/W	0	4 bits should be zero.

## 2.13. TSG Buffer Pointer Register

Offset: TSG+0x18			Register Name: TSG_BPR Default Value: 0x1fff_0000
Bit	Read/Write	Default	Description
31:24	/	/	/
			TSGBufPtr
			Data Buffer Pointer for TS Generator
			Current TS generator data buffer read pointer (in byte
23:0	R	0	unit)

# 2.14. TSF Control and Status Register

Offset: T	Register Name: TSF_CSR Offset: TSF+0x00 Default Value: 0x0000_0000				
Bit	Read/Write	Default	Description		
31:1	/	/	/		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			TSFGSR		
1			TSF Global Soft Reset		
			An software writing '1' will reset all status and state		
			machine of TSF. And it's cleared by hardware after reset.		
0			An software writing '0' has no effect.		

# 2.15. TSF Packet Parameter Register

			Register Name: TSF_PPR
Offset: TSF+0x04			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
			LostSyncThd
			Lost Sync Packet Threshold
			It is used for packet sync lost by checking the value of
31:28	R/W	0	sync byte.
27:24	R/W	0	SyncThd



			Sync Packet Threshold
			It is used for packet sync by checking the value of sync
			byte.
			SyncByteVal
			Sync Byte Value
23:16	R/W	0x47	This is the value of sync byte used in the TS Packet.
15:10	/	/	/
			SyncMthd
			Packet Sync Method
			0: By PSYNC signal
			1: By sync byte
			2: By both PSYNC and Sync Byte
9:8	R/W	0	3: Reserved
			SyncBytePos
			Sync Byte Position
			0: the 1st byte position
			1: the 5th byte position
7	R/W	0	Notes: This bit is only used for 192 bytes packet size.
6:2	/	/	
			PktSize
			Packet Size
			Byte Size for one TS packet
			0: 188 bytes
	1		1: 192 bytes
		( )	2: 204 bytes
1:0	R/W	0	3: Reserved

# 2.16. TSF Interrupt Enable and Status Register

			Register Name: TSF_IESR
Offset: 7	ΓSF+0x08		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:20	/	/	/
			TSFFOIE
			TS PID Filter (TSF) Internal FIFO Overrun Interrupt
			Enable
			0: Disable
19	R/W	0	1: Enable
			TSFPPDIE
			TS PCR Packet Detect Interrupt Enable
			0: Disable
18	R/W	0	1: Enable



			TSFCOIE
			TS PID Filter (TSF) Channel Overlap Interrupt Global
			Enable
			0: Disable
17	R/W	0	1: Enable
			TSFCDIE
			TS PID Filter (TSF) Channel DMA Interrupt Global
			Enable
			0: Disable
16	R/W	0	1: Enable
15:4	/	/	/
			TSFFOIS
			TS PID Filter (TSF) Internal FIFO Overrun Status
3	R/W	0	Write '1' to clear.
			TSFPPDIS
			TS PCR Packet Found Status
			When it is '1', one TS PCR Packet is found. Write '1' to
2	R/W	0	clear.
			TSFCOIS
			TS PID Filter (TSF) Channel Overlap Status
			It is global status for 16 channels. It would be cleared to
1	R	0	zero after all channels status bits are cleared.
			TSFCDIS
	1		TS PID Filter (TSF) Channel DMA status
		(),	It is global status for 16 channels. It would be cleared to
0	R	0	zero after all channels status bits are cleared.

# 2.17. TSF DMA Interrupt Enable Register

			Register Name: TSF_DIER
Offset: TSF+0x10			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			DMAIE
			DMA Interrupt Enable
31:0	R/W	0x0	DMA interrupt enable bits for channel 0~31.

# 2.18. TSF Overlap Interrupt Enable Register

			Register Name: TSF_OIER
Offset: TSF+0x14			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description



			OLPIE
			Overlap Interrupt Enable
31:0	R/W	0x0	Overlap interrupt enable bits for channel 0~31.

#### 2.19. TSF DMA Interrupt Status Register

			Register Name: TSF_DISR
Offset: TSF+0x18			Default Value: 0x3FFF_0000
Bit	Read/Write	Default	Description
			DMAIS
			DMA Interrupt Status
			DMA interrupt Status bits for channel 0~31.
			Set by hardware, and can be cleared by software writing
			1'.
			When both these bits and the corresponding DMA
31:0	R/W	0x0	Interrupt Enable bits set, the TSF interrupt will generate.

## 2.20. TSF Overlap Interrupt Status Register

		* /	Register Name: TSF_OISR
Offset: T	SF+0x1c		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			OLPIS
			Overlap Interrupt Status
\			Overlap interrupt Status bits for channel 0~31.
1			Set by hardware, and can be cleared by software writing
			<b>'1'</b> .
)			When both these bits and the corresponding Overlap
31:0	R/W	0x0	Interrupt Enable bits set, the TSF interrupt will generate.

### 2.21. TSF PCR Control Register

Offset: TSF+0x20			Register Name: TSF_PCRCR Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:17	/	/	/
			PCRDE
			PCR Detecting Enable
			0: Disable
16	R/W	0	1: Enable



15:13	/	/	/
			PCRCIND
			Channel Index m for Detecting PCR packet (m from 0 to
12:8	R/W	0	31)
7:1	/	/	/
			PCRLSB
			PCR Contest LSB 1 bit
0	R	0	PCR[0]

#### 2.22. TSF PCR Data Register

			Register Name: TSF_PCRDR
Offset: TSF+0x24			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PCRMSB
			PCR Data High 32 bits
31:0	R	0	PCR[33:1]

# 2.23. TSF Channel Enable Register

		* (	Register Name: TSF_CENR
Offset: T	TSF+0x30		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
		V	FilterEn
			Filter Enable for Channel 0~31
			0: Disable
V			1: Enable
			From Disable to Enable, internal status of the
31:0	R/W	0x0	corresponding filter channel will be reset.

### 2.24. TSF Channel PES Enable Register

			Register Name: TSF_CPER
Offset:	TSF+0x34		Default Value: 0x0000_0000
Bit	Bit Read/Write Default		Description
			PESEn
			PES Packet Enable for Channel 0~31
			0: Disable
			1: Enable
			These bits should not be changed during corresponding
31:0	R/W	0x0	channel enable.

### 2.25. TSF Channel Descramble Enable Register

Offset: TSF+0x38			Register Name: TSF_CDER Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
			DescEn
			Descramble Enable for Channel 0~31
			0: Disable
			1: Enable
			These bits should not be changed during the
31:0	R/W	0x0	corresponding channel enable.

### 2.26. TSF Channel Index Register

			Register Name: TSF_CINDR
Offset: TSF+0x3c			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:5	/	/	
		oi	CHIND Channel Index This value is the channel index for channel private registers access. Range is from 0x00 to 0x1f.
4:0	R/W	0x0	Address range of channel private registers is 0x40~0x7f.

# 2.27. TSF Channel Control Register

			Register Name: TSF_CCTLR
Offset: TSF+0x40			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description

### 2.28. TSF Channel Status Register

			Register Name: TSF_CSTAR
Offset: TSF+0x44			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:0	/	/	

### 2.29. TSF Channel CW Index Register

Offset: TSF+0x48			Register Name: TSF_CCWIR  Default Value: 0x0000_0000  Description  / CWIND
		Default	-
31:3	/	/	/
		,	CWIND
			Related Control Word Index
			Index to the control word used by this channel when
			Descramble Enable of this channel enable.
			This value is useless when the corresponding Descramble
2:0	R/W	0x0	Enable is '0'.

### 2.30. TSF Channel PID Register

			Register Name: TSF_CPIDR
Offset: TSF+0x4c			Default Value: 0x1fff_0000
Bit	Read/Write	Default	Description
		* 4	PIDMSK
31:16	R/W	0x1fff	Filter PID Mask for Channel
		$\bigcirc$	PIDVAL
15:0	R/W	0x0	Filter PID value for Channel

# 2.31. TSF Channel Buffer Base Address Register

			Register Name: TSF_CBBAR
Offset: 7	ΓSF+0x50		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:28	/	/	/
			TSFBufBAddr
			Data Buffer Base Address for Channel
			It is 4-word (16Bytes) align address. The LSB four bits
27:0	R/W	0	should be zero.

# 2.32. TSF Channel Buffer Size Register

	Register Name: TSF_CBSZR
Offset: TSF+0x54	Default Value: 0x0000_0000



ī				
Bit	Read/Write	Default	Description	
31:26	/	/	/	
			CHDMAIntThd	
			DMA Interrupt Threshold for Channel	
			The unit is TS packet size. When received packet (has	
			also stored in DRAM) size is beyond (>=) threshold	
			value, the corresponding channel interrupt is generated to	
			CPU. TSC should count the new received packet again,	
			when exceed the specified threshold value, one new	
			interrupt is generated again.	
			0: 1/2 data buffer packet size	
			1: 1/4 data buffer packet size	
			2: 1/8 data buffer packet size	
25:24	R/W	0	3: 1/16 data buffer packet size	
23:21	/	/	/	
			CHBufPktSz	
			Data Buffer Packet Size for Channel	
			The exact buffer size of buffer is N+1 bytes.	
			The maximum buffer size is 2MB.	
			This size should be 4-word (16Bytes) aligned. The LSB	
20:0	R/W	0	four bits should be zero.	

# 2.33. TSF Channel Buffer Write Pointer Register

$\sim$ 1 $\sim$ 1			Register Name: TSF_CBWPR
Offset: T	SF+0x58		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:21	/	/	/
			BufWrPtr
			Data Buffer Write Pointer (in Bytes)
			This value is changed by hardware, when data is filled
			into buffer, this pointer is increased.
			And this pointer can be set by software, but it should not
			be changed by software when the corresponding channel
20:0	R/W	0	is enable.

## 2.34. TSF Channel Buffer Read Pointer Register

			Register Name: TSF_CBRPR
Offset: TSF+0x5c			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description



31:21	/	/	/
			BufRdPtr
			Data Buffer Read Pointer (in Bytes)
			This pointer should be changed by software after the data
20:0	R/W	0	of buffer is read.

### 2.35. TSD Control Register

Offset: TSD+0x00			Register Name: TSD_CTLR Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:2	/	/	
			DescArith
			Descramble Arithmetic
			00: DVB CSA V1.1
1:0	R/W	0x0	Others: Reserved

## 2.36. TSD Status Register

Offset: TSD+0x04			Register Name: TSD_STAR Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:0	/			

# 2.37. TSD Control Word Index Register

			Register Name: TSD_CWIR	
Offset: TSD+0x1c			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:3	/	/	/	
			CWI	
			Control Word Index	
			This value is the Control index for Control word access.	
6:4	R/W	0x0	Range is from 0x00 to 0x7.	
3:2	/	/	/	
			CWII	
			Control Word Internal Index	
			0 – Odd Control Word Low 32-bit, OCW[31:0];	
			1 – Odd Control Word High 32-bit, OCW[63:32];	
			2 – Even Control Word Low 32-bit, ECW[31:0];	
1:0	R/W	0x0	3 – Even Control Word High 32-bit, ECW[63:0];	

### 2.38. TSD Control Word Register

			Register Name: TSD_CWR		
Offset: TSD+0x20			Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description		
			CWD		
			Content of Control Word corresponding to the		
31:0	R/W	0x0	TSD_CWIR value		

### 3. TS Clock Requirement

Clock Name		Description	Requirement	
	HCLK	AHB bus clock		
	TS_CLK	Clock of TS Stream in SPI		
		mode	10	
	TSC_CLK	TS serial clock from CCU	TSC_CLK >=16*TS_CLK	
	51 C1			

#### 4. Declaration

This A10 Transport Stream Controller is the original work and copyrighted property of Allwinner Technology ("Allwinner"). Reproduction in whole or in part must obtain the written approval of Allwinner and give clear acknowledgement to the copyright owner.

The information furnished by Allwinner is believed to be accurate and reliable. Allwinner reserves the right to make changes in circuit design and/or specifications at any time without notice. Allwinner does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This documentation neither states nor implies warranty of any kind, including fitness for any particular application.

