


Module - 5

Register → Collection of all flip flops

Application

- * Shift register
- * Storage register


1 Shift register / SISO



Sin	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
↓	1	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1

Sout	Q ₃	Q ₂	Q ₁	Q ₀
↓	1	1	1	1
↓	0	1	1	1
↓	0	0	1	1
↓	0	0	0	1
↓	0	0	0	0

Sin



Q₃

Q₂

Q₁

Q₀

Dr. KISHORE
Associate Prof

Dept. of ISE
Jyothy Institute of
Technology

Write time diagram for Sout

* Registers

- * Flip flop stores 1-bit memory cell at time
- * Register is defined as group of flip flops or collection of flip flops together & it stores n-bit flip flops
- * It increases the storage capacity
- * The n-bit register consist of h no. of flip flops & is capable of storing n-bit word

* Classification of Registers

Dependency on i/p & o/p

- 1 Serial - in - serial - out (SISO)
- 2 Serial - in - parallel - out (SIPO)
- 3 Parallel - in - serial - out (PISO)
- 4 Parallel - in - parallel - out (PIPO)

* Application of Registers

1 Shift register

In shift register, the i/p will be shifted 1 after the other & the o/p is also same as the i/p


2 Storage register

In storage register, whatever the i/p is given that will stored in the current flip flop & immediately it will produce a result

Q₃ Q₂ Q₁ Q₀


1001

Q₃ Q₂ Q₁ Q₀



bin


CLK	Q ₃	Q ₂	Q ₁	Q ₀
initially ↓	0	0	0	0
↓	1	0	0	0
↓	0	1	0	0
↓	0	0	1	0
↓	1	0	0	1



Pout

CLK	Q ₃	Q ₂	Q ₁	Q ₀
	1	0	0	1
	1	0	0	1

3 PIPD




Pin

CLK	Q_3	Q_2	Q_1	Q_0
↓	0	0	0	0
↓	1	0	0	1

Pin

CLK	Q_3	Q_2	Q_1	Q_0
↑	1	0	0	0



Ans
Pakka

Explain combinational & sequential ckt


Combinational ckt

- 1 The o/p of the combinational ckt depends entirely on the present i/p
- 2 It exhibits a faster speed
- 3 It is comparatively easy to design

KUSUMA B N

3rd Sem ISE

The feedback is present b/w the i/p & o/p
 The combinational ckt depends on time
 The logic gates form the building blocks of
 the ckt
 can use both boolean & arithmetic operation
 Ex:- Multiplexer, decoder, encoder, D-multiplexer



Sequential ckt

- The o/p of the sequential ckt depends on both past as well as present i/p
 It works as a comparatively slower speed
 The design of these cks is comparatively much tougher than combinational ckt
 Feedback exists b/w the ilp & o/p
 The ckt is time dependent
 Flipflop constitute the building block of ckt
 Ex:- Counters, flipflops, registers

PISO


- PISO register stores data, shifts it on a clock by clock basis & delay it by the no. of stages times the clock period. In addition that PISO register means we can load the data into all stages before any shifting ever begins.
- * This is a way to convert data from a parallel format to a serial format. By parallel format the data bits are present

4-bit \rightarrow 4FF

5-bit \rightarrow 5FF

Simultaneously by on individual wires

- * In serial format the data bits are stored sequentially on a single wire
- * A stage consist of a type D FF for storage, & "AND-OR" selector to determine whether the data will load in parallel or shift load data to the right




~~Sout~~

Sout	Q ₃	Q ₂	Q ₁	Q ₀	Q ₃ Q ₂ Q ₁ Q ₀ Write	Timing Diagram
↓	1	1	1	1	1 1 0 1	Timing diagram
↓	0	1	1	1	0 1 1 0	
↓	0	0	1	1	0 0 1 1	
↓	0	0	0	1	0 0 0 1	
↓	0	0	0	0	0 0 0 0	

* Applications

8M/1


Ring Counter - dp of the last register will be
PR = 1 (preset) connected to the
CLR = 0 (clear) 1st register




CK	Q _A	Q _B	Q _C	Q _D
↓	1	0	0	0
↓	0	1	0	0
↓	0	0	1	0
↓	0	0	0	1
↓	1	0	0	0
↓	0	1	0	0
↓	0	0	1	0
↓	0	0	0	1


Dr KISHORE G R
Associate Professor
Dept. of ISE

Jyothy Institute of Technology






2 Johnson's Counter/Switch Tail/Twist Pair



CLK	Q _A	Q _B	Q _C	Q _D
↓	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1
↓	0	1	1	1
↓	0	0	1	1
↓	0	0	0	1
↓	0	0	0	0

Diagram



Counters

Counter is defined as a counter counts a no. in seconds. It should be mainly depends on clk. There are 2 types of counters

- a) Asynchronous counter
- b) Synchronous counter

Asynchronous / Ripple up counter

It is a counter, the o/p of the 1st FF is connected to the i/p of the clock of the next FF & so on

There are 3 types of asynchronous counter

- 1 Up counter (a) $\text{Low} \rightarrow \text{High}$
- 2 Down counter (a) $\text{High} \rightarrow \text{Low}$
- 3 Up & down counter



Up counter

3 types

- 2 bit

2 bit



- 3 bit
- 4 bit
- 3 bit counter



Q_C	Q_B	Q_A
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

2 bit counter

+Vcc



Q_B Q_A


Dr. KISHORE G R

Associate Professor

Dept. of Info. Science & Engg
Jyothi Institute of technology


4 bit counter

+Vcc





KUSUMA. B.N
3rd Sem ISE
JIT

	4	2	1	
QD	Qc	QB	QA	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	0	1	0	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	0	0	D
1	1	1	1	




2. Down counter
3 bit



Q_c Q_B Q_A

1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

3 Up & down counter



M	Q _A	Q _B	Q _C
0	0	0	0
0	0	0	1

fall

up

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 - L L L -

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1


1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

Down
rise




Syn * Synchronous up Mod 6 (JK)

I ET(JK)

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

II STD



- Steps
- Identification of FF
 - Write the ET for given FF
 - Write the STD for given FF
 - Write the TT for present & next state
 - Write the boolean expression K-map m
 - Design a ckt for synchronous ckt

III

Q_c	Q_B	Q_A	Q_{c+1}	Q_B+1	Q_A+1	J_c	K_c	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	0	0	0	X	1	0	X	X	1

IV

$\overline{Q_B} \overline{Q_A}$	$\overline{Q_B} Q_A$	$\overline{Q_B} Q_A$	$Q_B \overline{Q_A}$	$Q_B Q_A$
$\overline{Q_c}$	0	0	1	0
$\overline{Q_c}$	0	0	1	0
Q_c	X	4	X	5
Q_c	X	4	X	5
Q_c	X	4	X	5
Q_c	X	4	X	5

$$J_c = Q_B Q_A$$

Q_A	\bar{Q}_A	Q_B	\bar{Q}_B	Q_C	\bar{Q}_C
X_0	X_1	X_3	X_2		
0_4	1_5	X_7	X_6		

$$K_c = Q_A$$

Q_A	\bar{Q}_A	Q_B	\bar{Q}_B	Q_C	\bar{Q}_C
				$(1)_1$	X_3
				0_4	0_5
				X_7	X_6

$$J_B = \bar{Q}_B Q_A$$

$$J_B = \bar{Q}_C Q_A$$

Q_A	\bar{Q}_A	Q_B	\bar{Q}_B	Q_C	\bar{Q}_C
X_0	X_1	1_3	0_2		
X_4	X_5	X_7	X_6		

$$K_B = Q_A$$


Q_A	\bar{Q}_A	Q_B	\bar{Q}_B	Q_C	\bar{Q}_C
1_0	X_1	1_3	X_2		
1_4	X_5	X_7	X_6		

$$J_A = 1$$

Q_A	\bar{Q}_A	Q_B	\bar{Q}_B	Q_C	\bar{Q}_C
X_0	1_1	X_3	1_2		
X_4	1_5	X_7	X_6		

$$K_A = 1$$

Dr. KISHORE G R
Associate Professor
Dept of Info Scienc&Eng
Jyothy Institute of Techn




* Mod 7 (JK) (Up counter)

I ET(JK)

<u>Qn</u>	<u>Qntl</u>	<u>J</u>	<u>K</u>
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

II STD



<u>III</u>	<u>QC</u>	<u>QB</u>	<u>QA</u>	<u>Qctl</u>	<u>QBTl</u>	<u>QATl</u>	<u>Jc</u>	<u>Kc</u>	<u>JB</u>	<u>KB</u>	<u>JA</u>	<u>KA</u>
	0	0	0	0	0	1	0	X	0	X	1	X
	0	0	1	0	1	0	0	X	1	X	X	1
	0	1	0	0	1	1	0	X	X	X	⊗	1
	0	1	1	1	0	0	1	X	X	X	1	X
	1	0	0	1	0	1	X	0	0	X	1	X
	1	0	1	1	1	0	X	0	1	X	0	X
	1	1	0	1	0	0	X	1	X	1	0	⊗X
	1	1	1	1	X	X	X	X	X	X	X	X

IV

<u>QC</u>	<u>QB</u>	<u>QA</u>	<u>QBQA</u>	<u>QBQA</u>	<u>QBQA</u>
<u>QC</u>	0	0	0	1	3
<u>QC</u>	X	4	X	5	X

$$J_C = Q_B Q_A$$

1. 2. 3.

Q_A Q_B

Q _A Q _B			
X ₀		X ₁	
X ₂		X ₃	
0	1	X ₂	X ₃
1	0	X ₁	1

$K_F = Q_B$

Q _A Q _B			
Q _A		Q _B	
Q _C		Q _D	
0	0	1	1
1	1	0	0

$J_B = Q_D$

Q _A Q _B			
X ₀		X ₁	
X ₂		X ₃	
X ₀	X ₁	X ₂	X ₃
1	0	0	1

$K_B = Q_A$

Q _A Q _B			
Q _A		Q _B	
Q _C		Q _D	
1	0	1	0
0	1	1	1


$K_B = Q_A + Q_C$

Q _A Q _B			
Q _A		Q _B	
Q _C		Q _D	
0	1	X ₃	D ₂
1	0	X ₅	X ₁

$J_A = Q_B + Q_C$

Q _A Q _B			
Q _A		Q _B	
Q _C		Q _D	
1	0	1	1
0	1	1	0


$$K_A = Q_B \quad K_A = 1$$



~~X Down counter~~

Mod (7)

STD



<u>ET</u>	<u>Q_n</u>	<u>Q_{n+1}</u>	<u>J</u>	<u>K</u>
0	0	0	0	X
0	1	1	1	X
1	0	X	1	
1	1	X	0	

<u>Q_C</u>	<u>Q_B</u>	<u>Q_A</u>	<u>Q_{C+1}</u>	<u>Q_{B+1}</u>	<u>Q_{A+1}</u>	<u>J_C</u>	<u>K_C</u>	<u>J_B</u>	<u>K_B</u>	<u>J_A</u>	<u>K_A</u>
1	1	0	1	0	1	X	0	X	1	1	X
1	0	1	1	0	0	X	0	X	1	X	
1	0	0	0	1	1	X	1	X	0	1	X
0	1	1	0	1	0	0	X	1	X	X	
0	1	0	0	0	1	0	X	0	X	1	X
0	0	1	0	0	0	0	X	0	X	X	
0	0	0	1	1	0	1	X	1	X	0	X

<u>$\bar{Q}_B \bar{Q}_A$</u> <u>$\bar{Q}_B Q_A$</u> <u>$Q_B \bar{Q}_A$</u> <u>$Q_B Q_A$</u>			
<u>\bar{Q}_C</u>	X	0	X
<u>Q_C</u>	0	4	1
	3	2	
	7	6	

$$J_C = Q_B \bar{Q}_A$$

<u>$\bar{Q}_B \bar{Q}_A$</u> <u>$\bar{Q}_B Q_A$</u> <u>$Q_B \bar{Q}_A$</u> <u>$Q_B Q_A$</u>			
<u>\bar{Q}_C</u>	0	0	1
<u>Q_C</u>	X	4	X
	3	2	
	7	6	

$$K_C = Q_B$$

	$\bar{Q}_B \bar{Q}_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B Q_A$
\bar{Q}_C	X 0	X 1	1 3	X 2
Q_C	0 4	0 5	X 7	1 6

$$J_B = Q_B$$

	$\bar{Q}_B \bar{Q}_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B Q_A$
\bar{Q}_C	1 0	1 1	X 3	0 2
Q_C	X 4	X 5	X 7	X 6


$$K_B = \bar{Q}_B$$

	$\bar{Q}_B \bar{Q}_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B Q_A$
\bar{Q}_C	1 0	X 1	X 3	1 2
Q_C	1 4	X 5	X 7	0 6

$$J_A = \bar{Q}_B + \bar{Q}_C$$

	$\bar{Q}_B \bar{Q}_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B Q_A$
\bar{Q}_C	X 0	1 1	1 3	X 2
Q_C	X 4	1 5	X 7	X 6

$$K_A = 1$$




MOD 8 (Down Counter)

J EI

<u>Qn</u>	<u>Qn+1</u>	<u>J</u>	<u>K</u>
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

STD



<u>QC</u>	<u>QB</u>	<u>QA</u>	<u>QC+1</u>	<u>QB+1</u>	<u>QA+1</u>	<u>Jc</u>	<u>Kc</u>	<u>JB</u>	<u>KB</u>	<u>JA</u>	<u>KA</u>
1	1	1	1	1	0	0	X	0	X	0	X
1	1	0	1	0	1	X	0	X	1	1	X
1	0	1	1	0	0	X	0	0	X	X	1
1	0	0	0	1	1	X	1	1	X	1	X
0	1	1	0	1	0	0	X	X	0	X	1
0	1	0	0	0	1	0	X	X	1	1	X
0	0	1	0	0	0	0	X	0	X	X	1
0	0	0	1	1	1	1	X	1	X	1	X

<u>QBQA</u>	<u>QBQA</u>	<u>QBQA</u>	<u>QBQA</u>
<u>QC</u>	X	X	(X)
<u>QC</u>	0	0	1

$$J_c = Q_B Q_A$$

<u>QBQA</u>	<u>QBQA</u>	<u>QBQA</u>	<u>QBQA</u>
<u>QC</u>	0	0	(1)
<u>QC</u>	X	X	(X)

$$K_c = Q_B Q_A$$

$Q_C \backslash Q_B Q_A$	X	(X)	1	0
	X	(X)	1	0

$$J_B = Q_A$$

$Q_C \backslash Q_B Q_A$	0	1	X	X
	0	1	X	X

$$K_B = Q_A$$


$Q_C \backslash Q_B Q_A$	(X)	1	1	X
	(X)	1	1	X

$$J_A = 1$$

$Q_C \backslash Q_B Q_A$	1	X	X	1
	1	X	X	1

$$K_A = 1$$


+V_{CC}



* Up & down counter
MOD 8

ET	Qn	Qn+1	J	K
	0	0	0	X
	0	1	1	X
	1	0	X	1
	1	1	X	0

STD



M	Qc	QB	QA	Qc+1	QB+1	QA+1	Jc	Kc	JB	KB	JA	KA
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	1
0	0	1	0	0	1	1	0	X	X	X	0	1
0	0	1	1	1	0	0	1	X	X	1	X	1
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	0	1	X	X	1
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	1	X	1	X	1
1	0	0	0	1	0	1	Y	X	1	X	1	X
1	0	0	1	0	0	0	D	X	D	X	X	1
1	0	1	0	0	0	1	0	X	X	1	1	X
1	0	1	1	D	0	0	0	X	X	D	X	1
1	1	0	0	D	0	1	X	1	1	X	1	X
1	1	0	1	1	D	0	X	D	D	X	X	1
1	1	1	0	1	0	1	X	D	X	1	1	X
1	1	1	1	1	1	0	X	D	X	D	X	1

QP QA

	QB QA				
N Qc	0	0	(0)	0	
N Qc	X	X	(X)	X	
N Qc	(X)	X	X	X	
N Qc	0	0	0	0	
N Qc					

$$J_C = \bar{M} Q_B Q_A + M \bar{Q}_B \bar{Q}_A$$

X	X	(X)	X
0	0	(0)	0
(0)	0	0	0
(X)	X	X	X

$$K_C = \bar{M} Q_B Q_A + M \bar{Q}_B \bar{Q}_A$$

0	1	X	X
0	1	X	X
1	0	X	X
1	0	X	X

$$J_B = \bar{M} Q_A + M \bar{Q}_A$$

X	(X)	1	0
X	(X)	1	0
X	X	0	1
X	X	0	1

$$K_B = \bar{M} Q_A + M \bar{Q}_A$$


1	X	X	1
1	X	X	1
1	X	X	1
1	X	X	1

$$J_A = 1$$

X	1	1	X
X	1	1	X
X	1	1	X
X	1	1	X

$$K_A = 1$$

Up & down counter




H.M.
Imp X

PS Counter (Pre-stable counter)

- 1 Design a synchronous counter for the sequence

$$0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 0 \rightarrow 4$$

STD



ET (JK)

<u>Q_n</u>	<u>Q_{n+1}</u>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	1	0	1	X	X	0	0	X
0	1	1	X	X	X	X	X	X	X	X	X
1	0	0	0	0	1	X	1	0	X	1	X
1	0	1	X	X	X	X	X	X	X	X	X
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	X	X	X	X	X	X	X	X	X

$Q_B Q_A$	$\bar{Q}_B Q_A$	$Q_B \bar{Q}_A$	$Q_B \bar{Q}_A$
Q_C	1	0	X
Q_C	X	X	X

Q_C	$Q_B Q_A$
X	X
1	X

$$J_C = \bar{Q}_A$$

$$K_C = 1$$

0	1	X	X
0	X	X	X

X	X	X	0
X	X	X	1

$$J_B = Q_A$$


$$J_B = Q_C \quad K_B = Q_C$$

0	X	X	0
0	X	X	0

X	1	X	1
X	1	X	1


$$J_A = Q_B \bar{Q}_B$$

$$(K_A \pm 1)$$



2 0 → 1 → 7 → 9 → 0 → 1

STD



ET(SR)

Qn	Qn+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

8	4	2	1		S _D	S _C	S _B	R _A	S _A	R _B
QD	QC	QB	QA	D+I	C+I	B+I	A+I	10	R _D	S _D
0	0	0	0	0	0	0	1	0	X	0
0	0	0	1	0	1	1	1	0	X	1
0	0	1	0	X	X	X	X	X	X	X
0	0	1	1	X	X	X	X	X	X	X
0	1	0	0	X	X	X	X	X	X	X
0	1	0	1	X	X	X	X	X	X	X
0	1	1	0	X	X	X	X	X	X	X
0	1	1	1	1	0	0	1	1	0	1
1	0	0	0	X	X	X	X	X	X	X
1	0	0	1	0	0	0	0	01	0	0
1	0	1	0	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X
1	1	0	0	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X

QBQA

QDQC	QBQA	QBQA	QBQA	QBQA
QDQC	0	0	X	X
QDQC	(X)	X	1	X
QDQC	(X)	X	X	X
QDQC	X	0	X	X

X	X	X	X
X	X	0	X
(X)	X	X	X
X	1	X	X

$$S_D = Q_C$$

0	1	X	X
X	X	0	X
X	X	X	X
X	0	X	X

$$R_D = Q_P$$

X	0	X	X
(X)	X	1	X
(X)	X	X	X
X	X	X	X

$$S_C = \overline{Q}_D \overline{Q}_C + \overline{Q}_A$$

$$R_C = Q_C$$

SLK YA child

Q_{DA}

R_{DA}

0	1	0	X
X	X	0	X
X	X	X	X
X	0	X	X

X	0	X	X
X	X	1	X
X	X	X	X
X	X	X	X

$$S_B = Q_A$$

$$S_B = Q_D \bar{Q}_C Q_A$$


$$P_B = Q_B$$


1	X	X	X
X	X	X	X
X	X	X	X
X	0	X	X

0	0	X	X
X	X	0	X
X	X	X	X
X	1	X	X

$$S_A = \bar{Q}_D$$

$$R_A = Q_D$$






Synthesised Cyclic counter/lockout condition

1 Consider a design of MOD 6 counter i.e., it has to be count from 000 to 101, but by chance if 110 & 111 conditions are counted by counter. It won't have any values of leg off the counter i.e., go for any of the loop in that condition

$$\Rightarrow \begin{array}{c} 110 \\ \swarrow \searrow \\ 000 \end{array}$$



	Q_3	Q_2	Q_1	Q_0	Q_{B11}	Q_{B10}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	0	X	0	X	1	X
0	0	0	1	0	1	0	0	1	1	X	1	X
0	1	0	0	0	1	0	1	0	1	0	1	X
0	1	0	1	0	1	1	0	1	0	0	1	X
1	0	0	1	0	1	1	0	0	0	0	1	X
1	0	1	0	0	0	0	1	0	1	0	0	X
1	1	0	0	0	0	0	1	1	1	0	1	X
1	1	1	0	0	0	0	1	1	1	1	0	X

	Q_3	Q_2	Q_1	Q_0	Q_{B11}	Q_{B10}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	0	X	1	X	1	X
0	0	0	1	0	1	0	0	1	X	1	1	X
0	1	0	0	0	1	0	1	0	1	0	1	X
0	1	0	1	0	1	1	0	1	0	0	1	X
1	0	0	1	0	1	1	0	0	0	0	1	X
1	0	1	0	0	0	0	1	0	1	0	0	X
1	1	0	0	0	0	0	1	1	1	0	1	X
1	1	1	0	0	0	0	1	1	1	1	0	X

	Q_{B11}	Q_{B10}	Q_B	Q_A
Q_B	0	0	1	0
Q_A	X	X	0	X

	Q_{B11}	Q_{B10}	Q_B	Q_A
Q_B	X	X	1	1
Q_A	0	0	1	1

$$J_C = Q_B Q_A$$

$$K_C = Q_B + Q_A$$

	X	X
	D	X
	0	0

$$T_B = \overline{Q}_B Q_A$$

	D	D
	X	X
	X	X
	X	X


$$K_B = Q_A + Q_B$$

0 X X


$$T = \frac{1}{2} \sigma$$

	1	
X		1
	1	
		1
X		X

11



2 MOD 5



Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

\bar{Q}_C	\bar{Q}_B	\bar{Q}_A	$Q_C + 1$	$Q_B + 1$	$Q_A + 1$	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	D	D	D	X	1	0	X	0	X
1	0	1	0	0	0	X	1	0	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	0	D	0	X	1	X	1	X	1

$$\begin{array}{cccc} \checkmark & \bar{Q}_B \bar{Q}_A & \bar{Q}_B Q_A & Q_B \bar{Q}_A & Q_B Q_A \\ \bar{Q}_C & 0 & 0 & 1 & 0 \\ Q_C & X & X & X & X \end{array}$$

$$J_C = \bar{Q}_B Q_A$$

$$\begin{array}{cccc} & X & X & X & X \\ & 1 & 1 & 1 & 1 \end{array}$$

$$K_C = 1$$

$$\begin{array}{cccc} 0 & (1 & X) & X \\ 0 & 0 & X & X \end{array}$$

$$J_B = \bar{Q}_C Q_A$$

$$\begin{array}{cccc} X & (X & 1) & 0 \\ X & X & 1 & D \end{array}$$


$$K_B = Q_C + Q_A$$

$$\begin{array}{cccc} (1 & X & X & D \\ 0 & X & X & 0 \end{array}$$

$$J_A = \bar{Q}_C$$

$$\begin{array}{cccc} X & 1 & 1 & X \\ X & 1 & 1 & X \end{array}$$

$$K_A = 1$$



* Difference b/w sequential & combinational logic ckt

Sequential logic ckt

- * It is a logic ckt whose o/p not only depends on present i/p but also depends on previous o/p
- * It is less speed
- * They are time dependent
- * They have the capability to store data
- * They have memory


Combinational logic ckt

- * It is a logic ckt whose o/p depend only on present i/p
- * It is more speed
- * They are time independent
- * They do not have capability to store data
- * They do not have memory

* A Sequential parity checker & generator

A module which accepts binary bit with a clock & generates 1 bit parity as an o/p is said to be a parity generator Ex:- If 7 bit i/p is given to parity generator module to obtain 8 bit as parity Bit


Ex:



0 0 0 0 0 0 0 1
1 0 1 0 0 0 1 0
1 1 1 1 1 1 1 0
1 1 0 0 1 1 0 1
1 1 1 1 0 0 1 0

By the generated no. of bit (8 bit) is given to parity checker to check whether the no. of bits sent from the sender is corrupted or not


Ex:- 1 0 1 0 0 0 1 1 parity 0 → False
 1 → True



1 0 1 0 0 0 1 Z = 1


- * We use T Flipflop to construct PC module where x acts as i/p when $x=1$ it toggles when $x=0$ it is a memory
- * We are considering only 2 states for i/p 0 & 1. If $Q=0$ then it is in state S_0 . When $Q=1$ then it is in state S_1 , where Q is a present state Q^+ is a next state
 $T=1$ if $Q \neq Q^+$
 $T=0$ if $Q = Q^+$

1 Design a state graph, state table & a state module for parity checker using T flipflop




state		$x=0$	$x=1$
S_0	S_1	S_0	S_1
S_0	S_1	S_0	S_1
S_1	S_0	S_1	S_0

State	$x=0$	$x=1$	Present o/p	Q	$x=0$	Q^+	$x=1/x=0$	T FF
S_0	S_0	S_1	0	0	0	1	0	1
S_1	S_1	S_0	1	1	1	0	0	0



$$X = 10011010$$



Before FF start the transition for PC it resets to start state So reset to zero

State table & Graph

To construct ST & SG we use 2 method of construction

1 Moore transition

2 Mealy transition

The following methods can be used to construct transition state table

The FF i/p eqⁿ & o/p eqⁿ are as shown below

$$DA = X \oplus B'$$

$$DB = X + A$$

$$Z = A \oplus B$$

The next state eqⁿ for FF i.e

$$A' = X \oplus B'$$

$$B' = X + A$$


A	B	A'		B'		Z
		X = 0	X = 1	X = 0	X = 1	
0	0	1	0	0	1	0
0	1	0	1	0	1	1
1	0	0	1	1	1	0
1	1	1	0	1	1	1

State Table

	A	B	X=0	X=1
S ₀	0	0	1 0	0 1
S ₁	0	1	0 0	1 1
S ₂	1	0	0 1	1 1
S ₃	1	1	1 1	0 1

	A	B	X=0	X=1
S ₀			S ₃	S ₁
S ₁			S ₀	S ₂
S ₂			S ₁	S ₂
S ₃			S ₂	S ₁

AB	X=0	X=1	Z
S ₀	S ₃	S ₁	0
S ₁	S ₀	S ₂	1
S ₂	S ₁	S ₂	0
S ₃	S ₂	S ₁	1



Mealy model using the below formulae

$$A^+ = XBA' + X'A$$

$$B^+ = XB' + X'B + A'B$$

$$Z = X'A'B + X'B' + XA$$

		$X=0$		$X=1$		$X=0$		$X=1$		$X=0$		$X=1$	
A	B	0	0	0	1	0	1	1	1	0	1	0	1
S ₀	0	0	0	0	1	0	1	1	1	0	1	0	1
S ₁	0	1	0	1	1	1	1	1	1	1	0	0	0
S ₂	1	0	1	0	1	1	0	0	0	0	1	0	1
S ₃	1	1	1	0	0	0	1	1	0	0	1	0	1


$$\epsilon = X'AB + XB' + XA$$

$$= 010 + 11 + 10$$

$$= 01110$$

L, 1



		$X=0$		$X=1$			
A	B	0	0	1	1	0	1
S ₀	S ₀	S ₁	S ₁	0	1		
S ₁	S ₁	S ₂	S ₂	1	0		
S ₂	S ₂	S ₀	S ₀	D	1		
S ₃	S ₃	S ₁	S ₁	D	1		



* Serial Adder

Construct SA using Mealy machine by constructing module using D FF


x	y	ci	Ci+1	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



AB	00	01	10	11
S0	00	00	00	00
S1	01	00	01	10
S2	10	11	10	
S3	11			

Present	Next state				Present o/p			
	00	01	10	11	00	01	10	11
S0	S3	S2	S1	S0	00	10	11	01
S1	S0	S1	S2	S1	10	10	11	11
S2	S3	S0	S1	S1	00	10	11	01
S3	S2	S2	S1	S0	00	00	01	01

Imp X Parallel Adder Accumulator



With MUX

