

FIFOS are required when a transmitted is transmitting data more faster than the receiver. If FIFOS are not present, then the data which is transmitted will be lost because the receiver reads at slow rate. so In this project, or took a FIFO of depth 16 and width 8 ie, Fifo can store 16 bytes of data at 16 different locations.



The implementation of FIFO is not simple of it looks like. Because, me read clock and write clock works at different clock frequencies, the recei transmitted can't keep on writing data if the received is slow, because the data will be lost. so we need to have some starty signey like Full, Emply etc to indicate whether the FIFO is full or empty. If FIFO is full transmitter can't write data and if the FIFD is empty, received can't read data, we need to check the staty signal before performing actions.

Here, we use 2 synchronizer for read pointer and write pointer both are controlled by write chock and read clock respectively. Because to was me communication between reading and writing data-pointer is used to hold the next address location.

Black diagram of FIFO



In the above module I have assumed that
the write data is coming from a for which
is 256 size. The 2 flip flop synchronizer and
for communication between read pointed and
write pointer because if read pointed = write point
the fifo may be full or empty depending
on the entra bit we append to read
or write pointer.

Acmodly depth of FIFO is white of second and 16. So u bits are sufficient for read and write pointey. But to differentiate between full and empty, we add me more bit to miss. In it is empty, if it is it is empty, if it is is it is empty, if it is is it is it is empty, if it is it.

Futo is fad. so write how to stop writing when full-1. likewise read my to stop reading whem emply=1. But this case is not going to happen in this project, because we are writing fater than reading so upon writing in the 16 blocks & FIFO RUM becomes I' and whime wly toggles for one clock cycle & Lecause when full=1 writing shops but when reading is done one block of FIFO is emply and writing can be done so full becomes or we use gray code instead of binary hor communication between the write pointer and read pointer because birary is prime to errors mostly. communication unit

old form worker pointed

The pointed synchro biray counter or and clock

write

clock

Synchro

Synchro

Synchro

Synchro

Synchro

Synchro

Synchro

Synchro

Sirray

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Sirray

Synchro

Synchro

Synchro

Sirray

Synchro

we are generating empty and the write the prejent read pointer and the write pointer and the write pointer obtained from a stage synchronizer. Pointer obtained from a stage synchronizer. if both are equal. Then fifo is empty. Similar way, we generate full condition.

conditions for full and empty:

write pointer = 5 bil = wuwzwzw, wo sead bointer = 2 pil = not 2423 252120

empty condition: wywzwzw,wo = 8483828,80=) empty=1 empty=0. write pointer[+ downto o] = read pointer[u downto than meany they should be equal.

Full condition:

Here write and read pointey should be at the same position, but the write pointer MSB bit should be different from read pointer ms B indicating that write may come again to that particular location to write before the reading happery.

62

Full => Wy w3 w2 w, w0 = 8483828,80 => Full=1. else Full="o

full condition generation is done by comparing prejent write pointer and read pointer obtained from synchronizer.

Emply andihon generation is done by comparing prepar read pointer and write pointer obtained from other synchroniter.

