



FIFOs are required when a transmitter is transmitting data more faster than the receiver. If FIFOs are not present, then the data which is transmitted will be lost because the receiver reads at slow rate. So in this project, I took a FIFO of depth 16 and width 8 i.e., FIFO can store 16 bytes of data at 16 different locations.



The implementation of FIFO is not simple as it looks like. Because, the read clock and write clock works at different clock frequencies, the receiver can't keep on writing data if the transmitter is slow, because the data will be lost. So we need to have some status signals like Full, Empty etc to indicate whether the FIFO is full or empty. If FIFO is full, transmitter can't write data and if the FIFO is empty, receiver can't read data. We need to check the status signals before performing actions.

Here, we use 2 synchronizers for read pointer and write pointer both are controlled by write clock and read clock respectively. Because to have the communication between reading and writing data. pointer is used to hold the next address location.

### Block diagram of FIFO




In the above module I have assumed that the write data is coming from a port which is 256 size. The 2 Flip Flop synchronizers are for communication between read pointer and write pointer. because if read pointer = write pointer the FIFO may be full or empty depending on the extra bit we append to read or write pointer.

Actually depth of FIFO is ~~16~~ bit. 16. So 16 bits are sufficient for read and write pointers. But to differentiate between full and empty, we add one more bit to MSB. ~~so if it is 0 it is empty, if it is 1~~



FIFO is full. so write has to stop writing when  $full = 1$ . likewise read has to stop reading when  $empty = 1$ . But, this case  <sup>$empty = 1$</sup>  is not going to happen in this project, because we are writing faster than reading. so upon writing in the 16 blocks of FIFO full becomes '1' and continuously toggles for one clock cycle <sup>of read clock</sup> because when  $full = 1$  writing stops but when reading is done one block of FIFO is empty and writing can be done. so full becomes 0. we use gray code instead of binary for communication between the write pointer and read pointer because binary is prone to errors mostly.

### communication unit



we are generating empty condition by comparing the present read pointer and the write pointer obtained from a stage synchronizer. if both are equal then FIFO is empty. Similar way, we generate full condition.

condition for full and empty:

write pointer = 5 bits =  $w_4 w_3 w_2 w_1 w_0$

read pointer = 5 bits =  ~~$w_4$~~   $r_4 r_3 r_2 r_1 r_0$

empty condition:  $w_4 w_3 w_2 w_1 w_0 = r_4 r_3 r_2 r_1 r_0 \Rightarrow \text{empty} = 1$   
else empty = 0.

write pointer [4 down to 0] = read pointer [4 down to 0]

than means they should be equal.

Full condition:

Here write and read pointers should be at the same position, but the write pointer MSB bit should be different from read pointer MSB indicating that write may come again to that particular location to write before the reading happens.

so

full  $\Rightarrow \overline{w_4} w_3 w_2 w_1 w_0 = r_4 r_3 r_2 r_1 r_0 \Rightarrow \text{full} = 1$

else full = 0

full condition generation is done by comparing present write pointer and read pointer obtained from synchronizer.

empty condition generation is done by comparing present read pointer and write pointer obtained from other synchronizer.

