

Design of A Second Harmonic Current Based High Step-down 48V-to-1V Resonant DC-DC Converter

Ziheng Liu¹, Jinyan Wang¹, Ju Gao¹, Jiayin He¹, Chengyu Huang¹, Xin Wang¹, Chen Wang¹, Bin Zhang¹, Yandong He¹ and Yong Xie²

¹ Peking University, Beijing, China

² Dongke Semiconductor (Auhui) Co., Ltd, Anhui, China

Abstract-- This paper presents an isolated DC-DC converter topology with a single ground-switch resonant inverter and a current driven rectifier. The inverter circuit oscillates the input voltage at a fundamental switching frequency and a series resonant tank is used to obtain the second harmonic current (CC) output, which means that the voltage gain never depends on the switching duty cycle. After the circuit's main waveforms are analyzed and the key parameters are optimized, a 5MHz prototype featuring 48V-to-1V transfer and up to 10A output current is verified by simulation with discrete ferrite transformer and GaN power switches.

Index Terms—DC-DC Converter, Second Harmonic Current, 48V-to-1V, Resonant

I. INTRODUCTION

High power density switch-mode power electronics are more and more demanded in modern industry. As the increasing of switching frequency, the switching loss occurs in the power switch will become larger due to the overlap of the drain-voltage and the drain-current waveforms. Single ground-switch resonant converter (SGSR) circuits have been proved to be able to operate efficiently at MHz level of switching frequency, such as Class-E topology [1] and Class- Φ_2 topology [2] (Class- Φ_2 circuits feature lower switching voltage stress than Class-E circuits). In these previous cases, the ground-connected power switch can achieve zero voltage switching (ZVS) during turning on/off state and thus the theoretical switching loss becomes zero. Among the state-of-the-art switching topologies, although the buck type SGSR delivers power through the switching frequency resonant voltage/current, the voltage gain of this converter is always limited by the frequency response of the output resonator in the inverter stage [3] [4].

In a typical power distribution system as shown in Fig. 1(a), a number of low voltage microprocessors are supported with a 48V bus voltage, showing I^2R times lower power consumption than the solutions with intermediate voltage bus. To achieve a voltage step-down ratio as high as 48:1 with a low turn-ratio transformer, a second harmonic current based isolated SGSR circuits is proposed in this paper. Constant output second harmonic AC current is achieved at wide load range so that the load




Fig. 1. (a) System architecture of data center's power supply. (GPU: Graphics Processing Unit; CPU: Central Processing Unit; IoT: Internets of Things) High step-down converter circuit diagrams with (b) CV output and (c) CC output.

current is able to be linearly adjusted. The operating principle of the inverter and rectifier are introduced, the effect of the input resistance of the rectifier stage to the drain-to-source voltage (V_{DS}) waveform of the inverter stage is also analyzed. Finally, a 5MHz prototype with 48V input and 1V/1~10A output is built. Ferrite transformer and GaN power devices are used in simulation for verifying the proposed design procedure.

This paper is organized as follows; Section II discusses and compares the design considerations of high step-down 48V-to-1V converter with constant voltage (CV) output topology and CC output topologies; Section III analyzes the operating principals and design equations of the proposed second harmonic current based SGSR circuit; Section IV shows the simulation results of the prototype; Section V concludes the paper.

II. HIGH STEP-DOWN CONVERTER WITH CV OR CC OUTPUT TOPOLOGIES

A. Overview of 48V-to-1V Converter with CV Topology

High step-down converter with CV output includes switch-inductor circuit family, switch-capacitor-inductor family and bridge-transformer family.

1. The traditional buck converter is a typical switch-inductor circuit, the switching duty cycle should be designed as short as 1/48 to realize 48V-to-1V conversion, which strongly challenges the operating performance of the gate driver, especially




Fig. 2. Performance figure of recently typical designs of the directly 48V-to-1V DC-DC converter.

- at high switching frequency. In addition to the duty cycle issue, the buck converter has poor light load efficiency due to hard switching.
- Switch-capacitor-inductor circuits (or call the hybrid circuits) introduce flying capacitors into the switch-inductor circuits, the voltage across the flying capacitors could be balanced to be stable level. The voltage conversion ratio is designed as positive function of the number of flying capacitors, indicating that high conversion ratio operation requires large number of power switch.
- Bridge-transformer circuits, like LLC and Sigma topologies, comprising active inverter bridge, active rectifier bridge and high turn-ratio transformer. High conversion voltage ratio is obtained using high turn-ratio transformer; however, large leakage inductance limits the output power and operating frequency of the converter. In addition, active inverter and rectifier stages requires many independent power switches.

Based on the above three types of CV topologies, some applications of 48V-to-1V conversion have been designed and verified. Fig. 2 summarizes some of recent (2017 to 2022) reported board-level 48V-to-1V DC-DC converter, featuring different switching frequency and switching duty cycle. The switching width factor is defined to be a characteristic parameter related to the voltage gain and switching duty cycle of any a specific converter topology, expressed as follows:

$$\text{switching width factor} = D \left/ \left(\frac{V_{OUT}}{V_{IN}} \right) \right., \quad (1)$$

where D refers to the switching duty cycle. It's noted that Fig. 2 shows that the switching width factor of any one previous design is lower than 12 (switching width factor = 24 means duty cycle = 50%), indicating that the duty cycle

TABLE I
PROPERTIES COMPARISONS OF CLASS-E AND CLASS- Φ_2 INVERTERS

Topology	Class-E	Class- Φ_2
Circuit Diagram*		
ZVS	Yes [1] [4]	Yes [2] [3]
Voltage stress of S as duty cycle is 0.5	4~6V _{IN}	2~3V _{IN} (Suitable in high voltage application)
How CV	Realized with voltage gain of about 1.59V _{IN} [4] [11]	Yes (Realized with voltage gain of about 1V _{IN} as duty cycle is 0.3 [11])
How CC	Realized by adding LCL compensation network to f ₀ resonator [12] [13]	None report

* f_0 refers to the switching frequency of main switch S.

is lower than 0.25. For the same voltage conversion application, higher switching width factor results in lower complexity of controller circuit, benefiting higher switching frequency operation and better compatibility of classical fabrication process. As shown in Fig. 1(b), CV circuit inverts the input voltage into pulse waveform through the single/multi-level or single/multi-stage power switch networks. The passive elements L_{pass} and C_{pass} serve as low-pass filter, transferring the dc component of the pulse voltage to the load. Thus, the voltage gain and output power are determined with switching duty cycle.

B. Proposed CC Topology

By avoiding the influence of the switching duty cycle on the converter's conversion performance, the switching width factor can be improved. A possible solution to this issue is to replace the pulse voltage source with a duty cycle-independent sine current source, as show in Fig. 1(c). It's has been reported that the Class-E and Class- Φ_2 inverters are able to achieve load-independent CV output performance, using finite or infinite input inductor, but the amplitude of the output voltage of the reported inverters are nearly 1.6V_{IN} and are unsuitable in high step-down applications. Table I lists some of the focused main properties of the Class-E and Class- Φ_2 inverters. Both of them only contain one power switch, operating under ZVS without any external control within load range of $[0\Omega, R_{optm}]$. One of the important differences is that, Class- Φ_2 circuit only suffers 2~3V_{IN} on the main switch S, nearly 2 times lower than that of Class-E circuit, which makes Class- Φ_2 circuit more suitable for high voltage applications.

Load-independent CV output can be achieved in Class-E and Class- Φ_2 inverters by properly setting the resonant frequency and characteristic impedance of pairs " L_1 - C_1 " and " $f_0/2f_0$ resonator" [4] [11]. However, the voltage gains of 1~1.59 limits the topologies to be adopted in high conversion ratio power supply systems. Except of CV, CC




Fig. 3. Schematic of the proposed second harmonic current based 48V-to-1V step-down converter, including the power stage and the controller stage. (The power switches S_{inv} , S_{rec1} and S_{rec2} should be several parallel-connected devices at high output current applications.)

is another choice, it benefits safely battery charge and can merely be obtained with bridge-transformer circuits and SGSR circuits [14]. For Class-E circuit, the CC output is realized by adding a LCL compensation network in front of the load resistor, transferring the CV source to CC source.

As far as the authors know, there is little report about the CC realization in Class- Φ_2 converters. Actually, the Class- Φ_2 circuit itself can serve as a CC source of $2f_0$, the property can be maintained within a load range of $[0\Omega, R_{opm}]$. In this study, as shown in Table I, the load resistor is considered as a part of the $2f_0$ resonator, then the second harmonic current is used to convert the power. Consequently, the converter always achieves CC output with switching width factor = 24 ($D = 0.5$), suffering lower voltage stress than Class-E CC converter on the main power switch.

III. CIRCUIT ANALYSIS AND PARAMETER DESIGN

Fig. 3 presents the circuit schematic of the proposed converter, including the power stage and the controller stage. The power stage consists of an inverter stage (including V_{IN} , power switch S_{inv} , L_1 , C_1 , L_H and C_H) and a rectifier stage (including a capacitor, C_2 , power switch S_{rec1} , S_{rec2} , C_O and R_L). A hysteresis on-off controller [2] [3] is adopted to form close-loop operation, so that the converter maintains CV as the V_{IN} value varying. Fig. 4 shows the key waveforms of the proposed circuit. For simplify, the following assumptions are adopted in the following analysis:

1. All the passive elements are ideal and could be described with linear equation.
2. The power switches are seen as ideal switch without conductance resistance and turning on/off delay.

A. Single Ground-Switch Resonant Inverter

The circuit diagram of the inverter stage circuit is shown




Fig. 4. Key waveforms of the proposed second harmonic current based high step-down DC-DC converter.

in Fig. 5(a), L_1 and C_1 serve as fundamental network that shaping the V_{DS} to near half-sine waveform with a frequency of switching frequency f_0 . The L_H , C_H and R_{eq} forms a series connected resonant network resonating at $2f_0$, where R_{eq} is the input resistance of the rectifier stage.

The V_{DS} voltage in Fig. 3(a) is treated as a combination of $V_{DS_1} + V_H + \Delta V$, where the V_{DS_1} is the switching frequency voltage on the drain of power switch that is generated by L_1 and C_1 , V_H is the 2nd harmonic voltage shorted by the L_H and C_H branch, ΔV is the 3rd and 4th voltage components generated by the nonlinearity of the switching transients. The expressions of V_{DS_1} could be derived as follows:

$$L_1 C_1 \frac{d^2 V_{DS_1}}{dt^2} + V_{DS_1} = V_{IN}, V_{DS_1} \Big|_{t=0} = 0 \quad (1)$$

$$\frac{1}{2\pi} \int_0^\pi V_{DS_1} d\varphi = V_{IN}$$




Fig. 5. (a) Circuit diagram of the ground-switch resonant inverter stage. (b) Theoretical schematic of the voltage combination analysis.

$$\begin{cases} V_{DS-1} = V_{IN} \left[\frac{\lambda_1 \pi + \sin(\pi \lambda_1)}{1 - \cos(\pi \lambda_1)} \sin(2\pi f_0 \lambda_1 t) - \cos(2\pi f_0 \lambda_1 t) + 1 \right] \\ \lambda_1 = 1/2\pi f_0 \sqrt{L_1 C_1} \end{cases} \quad (2)$$

where the f_0 is the switching frequency. To generate the second harmonic current i_{N1} but do not short all second harmonic drain-source voltage component, the L_H and C_H should resonant at a bit larger at $2f_0$. Then the V_H is derived as follows:

$$i_{N1} = I_0 \sin(2\pi f_0 t) \quad (3)$$

$$\frac{1}{2\pi \sqrt{L_H C_H}} = 2kf_0 \quad (1 < k < 1.1) \quad (4)$$

$$V_H = I_0 (4\pi f_0 L_H - 1/(4\pi f_0 C_H)) \cos(2\pi f_0 t) \quad (5)$$

where the I_0 is a constant value related to the characteristic impedance of the L_H - C_H - R_{eq} branch. It's noted that the parameter k is nearly equal to 1 according to the traditional Class- Φ_2 design equations. The voltage across the input inductor L_1 should be zero in one switching period, so the average value of $(V_H + \Delta V)$ is zero. As shown in Fig. 5(b), a near-trapezoidal V_{DS} waveform is obtained by combining the V_{DS-1} and V_H , ΔV . The values of L_H and C_H determines the output current of the inverter and should be tuned together with rectifier stage. In (2), the power switch can exactly operate with ZVS if the value of λ_1 equals to around 1.29 [1], then the values of C_1 and L_1 can be selected by considering the L_H - C_H pair as one L_{eq} that is series-connected to L_1 and one C_{eq} that is parallel-connected to C_1 , as follows:

$$Z_{L_H-C_H} = j\omega_0 L_H + \frac{1}{j\omega_0 C_H} = j\omega_0 L_{eq} = \frac{1}{j\omega_0 C_{eq}} \quad (6)$$

$$L_{eq} = \left(1/((2\omega_0)^2 L_H C_H - 1) \right) / ((2\omega_0)^2 C_H) \quad (7)$$

$$C_{eq} = C_H / \left(1 - 1/((\omega_0)^2 L_H C_H) \right) \quad (8)$$

$$\begin{aligned} 1/2\pi \sqrt{(L_1 + mL_{eq})(C_1 + |C_{eq}|)} &= 1.29f_0 \\ (\text{where } \omega_0 = 2\pi f_0, m > 0) \end{aligned} \quad (9)$$

In practical design, the parameter m is tuned to obtain ZVS and the value of m is often close to 1.




Fig. 6 (a) Schematic of the current boosting rectifier, theoretical waveforms of (b) V_{N1} and V_{N2} .

B. Current Boosting Rectifier

Fig. 6(a) shows the schematic of the isolated current boosting rectifier, where the turn ratio of the transformer is $N_1:N_2$. C_2 is a DC block capacitor, and the synchronous switches S_{rec} , S_{rech} turn on/off with a duty cycle of 50%, acting as a half-wave rectifier. In comparison with the diode rectifier, the MOSFET based synchronous rectifier avoids power loss caused by forward voltage during turning on of the diode. For very high output current design, additional series of power switches should be paralleled to S_{rec} and S_{rech} . The L_H - C_H pair in the inverter stage generates the input current and the rectifier delivers a boosted current to the load. Fig. 6(b) give the theoretical voltage waveforms.

The output voltage V_{OUT} and power P_{OUT} , as well as input resistance R_{eq} are given as follows:

$$\begin{aligned} i_{N2} &= -\frac{N_1}{N_2} i_{N1} = -I_{N2} \sin(4\pi f_0 t) \\ V_{OUT} &= \frac{I_{N2}}{\sqrt{2}} R_L, P_{OUT} = \frac{V_{OUT}^2}{R_L}, R_{eq} = \frac{2N_2^2}{\pi^2 N_1^2} R_L \end{aligned} \quad (10)$$

According to (10), by carefully selecting N_1 , N_2 and R_L , various output power is achieved at the same V_{OUT} . It's noted from Fig. 4 that the V_{REC} is square wave with a voltage swing of V_{OUT} , therefore, power devices with high current density but low rated voltage should be selected to realize a low output level application, such as 48V-to-1V. Because of the low V_{REC} swing, a ground-connected gate driver can directly drive the S_{rech} in the practical design.

It's obtained from (10) that the change of R_{eq} will be (N_1/N_2) times that of V_{OUT} with the turn ratio increasing, meaning that a larger R_{eq} is required to maintain a stable V_{OUT} . Thus, it's essential to analyze the inverter's performances at different R_{eq} . As shown in Fig. 7(a), the max voltage stress of V_{DS} increases with R_{eq} and exceeds $3V_{IN}$ at turn ratio of 16:1. However, Fig. 7(b) shows that the resonant current i_{N1} do not change with R_{eq} , indicating that the inverter works as a constant second harmonic current source.

IV. PROTOTYPE VERIFICATION

To verify the design procedure of the proposed high step-down SGSR, a 5MHz, 48V-to-1V prototype is built and simulated with commercial devices' spice models. A 200V rated GaN power device EPC2215 is selected as S_{inv} , while a pair of half-bridge power devices EPC2111Q1 and EPC2111Q2 are used as S_{rec} and S_{rech} respectively. The




Fig. 7 (a) V_{DS} waveforms and (b) i_{N1} waveforms at different R_{eq} (different turn ratios), $V_{IN}=48V$ and $V_{OUT}=1V$. The switching duty cycle is set as 0.5 for simulation.

TABLE II
SPECIFICATIONS OF CIRCUIT PARAMETERS USED IN PROTOTYPE

Circuit Parameters	Specifications
V_{IN}/V_{OUT}	48V/1V
I_{OUT}	2~10A
f_0 (S_{inv}/S_{rech} , S_{rech})	5MHz/10MHz
L_1, C_1	300nH, 470pF ($m=1$)
L_H, C_H	900nH, 250pF ($k=1.06$)
C_2	1 μ F
C_O	100 μ F
D	0.5

specifications of the circuit parameters used in the prototype are shown in Table II.

As observed in Fig. 8(a), the prototype under close-loop control perfectly achieves 1V output within 0.6ms, with a nominal voltage ripple of <20mV. The ripple decreases with larger output power. Thus, it's suitable for the proposed SGSR circuit to be applied in special low-voltage modules.

Furthermore, the dynamic load performance is also demonstrated as presented in Fig. 8(b). Through on-off control clamps the average of the V_{OUT} by adjusting the V_{ref} (shown in Fig. 3), it is possible for the real load falls and the original V_{ref} drops to lower value. The V_{OUT} maintains 1V under on-off control, decreases at lighter load and rises back to 1V with 0.2ms. Fig. 9 shows the simulated conversion efficiency of the proposed 48V-to-1V converter under different transformer's turn ratios, it's seen from the data that the efficiency maintains over 80% as operating at wide output power.

V. CONCLUSIONS

This paper proposed a second harmonic current based high conversion ratio isolated step-down SRSG converter, featuring CC output operation and low voltage stress for power switch. The circuit parameters' selections and operation principle are discussed in detail using frequency-




Fig. 8 (a) Output ripple of the V_{OUT} waveform. (b) Load variation implementation for the proposed prototype, presenting the V_{OUT} waveforms at loads of 0.6 Ω (Nominal Load) and 0.3/0.2 Ω (Lighter Load).




Fig. 9. Simulated conversion efficiency under different turn ratios.

domain equations. To verify the proposed design procedure, a 5MHz, 48V-to-1V prototype is built with real spice models of GaN devices and ferrite transformer, 94% efficiency is achieved at 10A output. Therefore, the proposed SGSR is suitable for operating in MHz switching frequency and high output power applications.

ACKNOWLEDGMENT

This work is greatly supported by the Dongke Semiconductor (Anhui) Company.

REFERENCES

- [1] L. Roslaniec, A. S. Jurkov, A. A. Bastami and D. J. Perreault, Design of Single-Switch Inverters for Variable Resistance/Load Modulation Operation, *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3200-3214, June 2015.
- [2] Y. Guan, C. Liu, Y. Wang, W. Wang and D. Xu, Analytical Derivation and Design of 20-MHz DC-DC Soft-Switching Resonant Converter, *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 210-221, Jan. 2021.
- [3] K. -H. Lee, E. Chung, Y. Han and J. -I. Ha, A Family of High-Frequency Single-Switch DC-DC Converters with Low Switch Voltage Stress Based on Impedance Networks, *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2913-2924, April 2017.

- [4] Y. Huang, S. -C. Tan and S. Y. Hui, Multiphase-Interleaved High Step-Up DC/DC Resonant Converter for Wide Load Range, *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7703-7718, Aug. 2019.
- [5] M. Ahmed, C. Fei, F. C. Lee and Q. Li, High-efficiency high-power-density 48/1V sigma converter voltage regulator module, *2017 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Tampa, FL, USA, 2017, pp. 2207-2212.
- [6] S. Khatua, D. Kastha and S. Kapat, A Non-Isolated Single-Stage 48V-to-1V VRM with a Light Load Efficiency Improvement Technique, *2018 IEEE Energy Conversion Congress and Exposition (ECCE)*, Portland, OR, USA, 2018, pp. 143-148.
- [7] R. Das and H. -P. Le, A Regulated 48V-to-1V/100A 90.9%-Efficient Hybrid Converter for POL Applications in Data Centers and Telecommunication Systems, *2019 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Anaheim, CA, USA, 2019, pp. 1997-2001.
- [8] A. Chandwani and A. Mallik, Modelling and Control of a Novel High Step-down 48V-1V DC-DC Converter, *2021 IEEE 12th Energy Conversion Congress & Exposition - Asia (ECCE-Asia)*, Singapore, Singapore, 2021, pp. 708-713.
- [9] D. Yan and D. B. Ma, A Monolithic GaN Power IC With On-Chip Gate Driving, Level Shifting, and Temperature Sensing, Achieving Direct 48-V/1-V DC–DC Conversion, *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3865-3876, Dec. 2022.
- [10] Y. Hua, Q. Lu, S. Li, B. Zhao and S. Du, A 90.6% Efficient, 0.333 W/mm² Power Density Direct 48V-to-1V Dual Inductor Hybrid Converter with Delay-Line-Based V2D Controller, *IEEE Trans. Circuits Syst. II: Exp. Briefs*, vol. 70, no. 3, pp. 1014-1018, March 2023.
- [11] S. Aldhafer, D. C. Yates and P. D. Mitcheson, Load-Independent Class E/EF Inverters and Rectifiers for MHz-Switching Applications, *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8270-8287, Oct. 2018.
- [12] L. Zhang and K. Ngo, A Constant-Current ZVS Class-E Inverter with Finite Input Inductance, *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 7693-7696, Aug. 2021.
- [13] S. Yang, B. Xiao and T. Shi, "Constant current power amplifier for MHz magnetic resonance wireless power transfer systems," *2017 IEEE MTT-S International Microwave Symposium (IMS)*, Honolulu, HI, USA, 2017, pp. 1050-1052.