

# Implementation of onsite Junction Temperature Estimation for a SiC MOSFET Module for Condition Monitoring

Farzad Hosseiniabadi<sup>1,2</sup>, Shahid Jaman<sup>1,2</sup>, Sachin Kumar Bhoi<sup>1,2</sup>, Md. Mahamudul Hasan<sup>1,2</sup>, Sajib Chakraborty<sup>1,2</sup>, (Member, IEEE), Mohamed El Baghdadi<sup>1,2</sup>, (Member, IEEE), Omar Hegazy<sup>1,2\*</sup>, (Senior Member, IEEE)

<sup>1</sup>MOBI-EPOWERS Research Group, ETEC Department, Vrije Universiteit Brussel (VUB),  
Pleinlaan 2, 1050 Brussels, Belgium;  
<sup>2</sup>Flanders Make, 3001 Heverlee, Belgium

\**Omar.hegazy@vub.be*

## Acknowledgements

This work was supported by HiEFFICIENT project. This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement no. 101007281. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Germany, Slovenia, Netherlands, Belgium, Slovakia, France, Italy, and Turkey. We also acknowledge Flanders Make for the support to our research group.



## Keywords

«Junction Temperature Estimation», «Reliability», «Condition Monitoring», «SiC MOSFET», « $R_{ds,on}$ ».

## Abstract

This paper presents an advanced methodology for mapping junction temperature ( $T_j$ ) based on the drain to source resistance ( $R_{ds,on}$ ) of a SiC MOSFET module to monitor the power electronics converter health condition. Capturing real-time measurement of on-state drain-source voltage ( $V_{ds,on}$ ), drain-source current ( $I_{ds,on}$ ) and baseplate temperature, and taking advantage of a fast edge computing device, a significant correlation can be established between  $T_j$  and  $R_{ds,on}$ . Due to having a linear correlation and simple circuitry in comparison to other junction temperature estimation methods, e.g., the internal gate resistance method ( $R_{Gint}$ ), gate threshold voltage method ( $V_{g,th}$ ) and short-circuit current method ( $I_{sc}$ ), the output results of the proposed paper can be effortlessly implemented in a simple microcontroller that can monitor the health condition of a SiC MOSFET module in terms of bond wire fatigue and metallization reconstruction. To validate the proposed method, a synchronous boost converter is prototyped and tested. The experimental results depict the effectiveness of the proposed method.

## Introduction

Nowadays, Power Electronic Converters (PECs) are utilized to efficiently convert electrical energy between power generators, storage systems, and power consumers. The power electronics industry comes across a growing appeal for cost reduction, increasing density, upgrading their products fast and continuously, and reducing time to market, which has brought severe reliability challenges that should be addressed. Field data shows that the PECs in some applications like renewable energy is considered one of the primary causes of malfunctions with the contribution of 13% to the overall failure rate, while in the PECs, semiconductor devices are the most failure-prone devices which are responsible for an overall 31% of failures in power electronics converters [1]-[2]. Thus, it is required to identify stress factors in power electronics devices. One of these factors is junction temperature ( $T_j$ ) and junction temperature swing ( $\Delta T_j$ ), which are associated with wear-out and solder fatigue of the semiconductor module and can be measured onsite. Using real-time methods, junction temperature can be converted to the parameter that can predict the end of life (EOL) and also be the basis for derating estimation.

Regarding derating, it is worth mentioning that it will be fruitful to manage the processed power or speed up the cooling process if the module is experiencing abnormal temperature through a condition monitoring routine. Therefore, implementing condition monitoring systems via appropriate thermal management can enhance the lifetime of semiconductor modules [2].

In order to benefit from thermal management and condition monitoring, it is necessary to estimate onsite junction temperature. So far, several approaches have been proposed in the literature to estimate junction temperature [3]-[7]. The first one is implementing temperature sensors directly in module packages. In this method, a negative temperature coefficient sensor (NTC) or a p-n diode is implemented on the die or direct bonded copper (DBC) in the module and thus can estimate junction temperature [3]. The NTC temperature sensor can measure junction temperature several millimeters away from the die; thus, the thermal model is needed for junction temperature estimation. Also, junction temperature can be measured via a p-n diode built on the die which its instantaneous forward voltage changes according to temperature variations. On the other hand, temperature measurement by means of NTC and the p-n diode will not be highly accurate and fast. Also, most semiconductor modules lack integrated temperature sensors which worsens the situation.

Temperature-sensitive electrical parameters (TSEP) such as the internal gate resistance method ( $R_{Gint}$ ), gate threshold voltage ( $V_{g,th}$ ), short-circuit current ( $I_{sc}$ ), turn-OFF transition time, and turn-ON delay are indirect temperature measurement methods with appropriate time resolution. Internal gate resistances in MOSFET and IGBT modules depend on junction temperature variations. A variation on this resistor can be calculated by applying test pulse currents with delay to switching pulses. However, a specially modified substrate is required to measure this resistance [4]-[5].

To benefit temperature estimation via measuring change in the gate threshold voltage, it is necessary to sense the  $V_{g,th}$  in a short time interval, which requires high-speed data acquisition [6]. In the short circuit approach, the corresponding elements like auxiliary switches should be added to the converter for performing any short circuit tests for junction temperature estimation. It is necessary to ensure only considered device-under-test (i.e., MOSFET) are subjected to short circuit tests. Also, precise protection circuits are needed to guarantee that short circuit current will not pass safety limitations, limiting the applicability of this approach [7]. Turn-OFF transition time and turn-ON delay also are used for junction temperature estimation; however, it should be mentioned they need sensitive and accurate measurement circuits which cannot be easily implemented [8]. Also, system-level approaches like identification of change of low-order harmonics in the output of a voltage source inverter are used for junction temperature estimation, which is out of the scope of this paper [9]. The temperature within semiconductors can also be estimated using optical methods via measuring stimulated, naturally emitted, and reflected radiation, which has been explained in [10].

To fulfill the above-mentioned research gap, this paper focuses on an advanced method for junction temperature estimation and validates it experimentally. In this approach, as shown in Fig. 1, by heating up heatsink temperature and turning-ON semiconductor for a short duration and sensing drain-source voltage ( $v_{ds,on}$ ) and drain-source current ( $i_{ds,on}$ ), drain-source resistance ( $R_{ds,on}$ ) can be mapped onto junction temperature. The rest of the paper discusses the proposed test bench preparation, calibration approach, and characterizing tests of a SiC MOSFET module. Then, experimental results are presented, followed by the conclusion in the last section.

## Measurement circuit (Sensorics)

The schematic of the analog circuit used for measuring  $v_{ds,on}$ ,  $i_{ds,on}$  and  $R_{ds,on}$  is shown in Fig. 2. The sensorics comprise a PTC sensor and its amplifier, Current Transducer (LA 55-P/SP23) and its amplifiers, and several op-amps in different combinations for sensing ON-state drain-source voltage and blocking OFF-state voltage. The outputs of the sensorics are connected to a Microcontroller with 12-bit ADC. The other topologies for sensing on-state voltage of semiconductor modules have been discussed in [11]-[14].

## Test Bench Preparation and Calibration for Mapping Routine

A synchronous boost converter is prototyped to verify the proposed approach using a SiC half-bridge MOSFET module (CAS120M12BM2) mounted on a temperature-controlled heatsink. For heating up the heatsink, six parallel heating resistors ( $450\Omega$ , 150 W) are connected to the heatsink, and one positive

temperature coefficient (PTC) sensor is pasted on the heatsink close to the module to measure baseplate temperature. The junction temperature of the MOSFET module is considered equal to the baseplate temperature measured by the PTC sensor because of generating a short ON time signal (i.e., 100 ms) from 2 A to 10A with 1 A slope and utilizes natural air circulation for cooling the MOSFET module. As Fig. 1 shows, to start calibration, first, the temperature of the baseplate is increased up to a higher temperature (i.e., 80 °C), and then the control circuit pauses heating the heatsink and starts generating turn-ON pulses. There is a 200ms delay between each pulse to guarantee that any residual temperature perturbation has been eliminated [8].

Meanwhile, using current and voltage sensors and a 12-ADC unit, the microcontroller is able to measure  $v_{ds,on}$  and  $i_{ds,on}$  and thus can calculate  $R_{ds,on}$ . Also, using a PTC thermocouple, the microcontroller can measure baseplate temperature in each interval. It is worth mentioning that switching pulses are generated when baseplate temperature decreases by 5 °C, and the process continues until the baseplate temperature becomes equal to room temperature (25°C). Finally, a 3-D map to estimate  $R_{ds,on}$  is generated based on extracted data.

## Condition Monitoring

After completing the above-mentioned commissioning test, a 3-D  $R_{ds,on}$  map is calculated, and thus it is programmed in edge, fog and cloud devices. In the actual operational condition, by sensing ON-state drain-source current and voltage and hence calculation of drain-source resistance of the MOSFET and also feeding edge/fog/cloud device on drain-source resistance and drain-source current and using implemented 3-D  $R_{ds,on}$  map, the junction temperature is estimated.  $T_j$  data are valuable for thermal and lifetime control techniques like derating and increasing cooling effort.




Fig. 1. Commissioning and junction temperature estimation algorithm.




Fig. 2. Sensorics schematic of the  $T_j$  estimation.




Fig. 3. Data collected during the commissioning test. From top to bottom: Junction temperature, drain-source current and drain-source voltage.




Fig. 4. Look-up tables gained via commissioning test (a) 3-D Look-up table, (b) 2-D Look-up table

## Results and Discussion

After conducting commissioning tests, the results are reported in the form of  $T_j$ ,  $R_{ds, on}$  and  $v_{ds, on}$ . As Fig. 3 shows, the results are collected whenever junction temperature decreases by 5 °C until the temperature reaches 25 °C. Also, Fig. 4 represents 3-D and 2-D look-up tables of a SiC MOSFET module from calibration tests for current below 10A, respectively. These look-up tables have the capability of being mapped to the microcontroller for use as a junction temperature estimation tool for condition monitoring purposes. In Fig. 4(a), the x-axis is  $T_j$ , while y-axis is  $i_{ds, on}$  and z-axis is  $R_{ds, on}$ . Also, Fig. 5 illustrates the gate pulses ( $V_{gs}$ ) generated by the dSPACE unit and drain-source current ( $i_{ds, on}$ ) measured by Agilent current probe (1146B). During the test, the time interval between pulses is kept at about 200ms. The experimental test setup is illustrated in Fig. 6. In addition, the results are interpolated using the polynomial function, which is shown as Equation (1)

$$T_j(i_{ds}, R_{ds, on}) = p_{00} + p_{10}i_{ds} + p_{01}R_{ds, on} + p_{20}i_{ds}^2 + p_{11}i_{ds}R_{ds, on} + p_{02}R_{ds, on}^2 + p_{30}i_{ds}^3 + p_{21}R_{ds, on}i_{ds}^2 + p_{12}i_{ds}R_{ds, on}^2 \quad (1)$$

where,  $p_{00} = 369$ ,  $p_{10} = -98.56$ ,  $p_{01} = -176.5$ ,  $p_{20} = 8.603$ ,  $p_{11} = 53.56$ ,  $p_{02} = 20.36$ ,  $p_{30} = -0.1636$ ,  $p_{21} = -3.069$ ,  $p_{12} = -5.436$ .




Fig. 5 Gate signals and drain-source current waveform




Fig. 6 Test set up

The proposed methods have some advantages and disadvantages as follows. Also, in Table 1, a comparison between some parameters used for junction temperature estimation is presented.

- This method does not require any especial equipment like a semiconductor parameter analyzer and can be performed on a power electronics converter, and implementation of the circuitry is not costly in comparison with converter implementation. Also, discrepancies between modules manufactured by the same company will not affect the test process.
- There is no need for any thermocouple sensor inside the SiC MOSFET module.
- Temperature can be estimated very fast. Also, results can be easily implemented in a Microcontroller.
- The temperature estimation process does not influence the normal operation of the PECs.
- But due to semiconductor degradation, the test should be conducted for continuous accurate temperature estimation after receiving each level of degradation [11].
- Variation in gate threshold voltage might influence the test, which should be investigated [6],[11].
- Last but not least, this method gives information about average temperature and cannot identify hotspots on the chip [10].

Table 1. Comparison between different TSEPs [14]-[15]

TSEP	Online	Sensitivity	Effect On Converter	Linearity	Integrability	Complexity
$V_{ce,on}$	Yes	$\pm (2-3) \text{ mV}/\text{°C}$	Yes	Good	Yes	Less
$R_{Gint}$	Yes	$(1-3) \text{ m}\Omega/\text{°C}$	No	Good	Yes	High
$I_{sat}$	Yes	-	No	Exponential	No	High
$I_{sc}$	Yes	$17\% \text{ of } I_{sc,\text{max}}/\text{°C}$	Yes	Good	No	High
$V_{g,th}$	No	$-(2-10) \text{ mV}/\text{°C}$	-	Good	No	High
$R_{ds}$	Yes	$(3-7) \text{ m}\Omega/\text{°C}$	No	Good	Yes	Less

## CONCLUSION

This paper has focused on the feasibility of using drain-source resistance as a TSEP for tracking the junction temperature of the SiC MOSFET module for onsite condition monitoring. During the calibration test, the heatsink is heated to around 80 °C and left until its temperature reaches 25°C. Meantime, baseplate temperature, drain-source voltage, and drain-source current are measured, and also by employing fast edge computing, 3-D and 2-D look-up tables are programmed. Since the heatsink is cooled naturally and the interval between two turn-ON pulses is short (i.e., 200 ms), it is estimated that the instantaneous baseplate temperature is equal to junction temperature precisely.

On the other hand, due to the aging process and thus an increase in drain-source resistance, the SiC module requires to be calibrated after a specific time. In future work, it will be worthwhile to investigate using accelerated aging tests, counting algorithms, and accumulative damage models to update drain-source resistance after a specific level of degradation.

## REFERENCES

- [1] H. Wang, F. Blaabjerg, K. Ma, and R. Wu, "Design for reliability in power electronics in renewable energy systems - status and future," in *4th International Conference on Power Engineering, Energy and Electrical Drives*, May 2013, no. May, pp. 1846–1851, doi: 10.1109/PowerEng.2013.6889108.
- [2] Chakraborty, S., Hasan, M. M., Paul, M., Tran, D. D., Geury, T., Davari, P., Blaabjerg, F., El Baghdadi, M., & Hegazy, O. (2021). Real-Life Mission Profile Oriented Lifetime Estimation of a SiC Interleaved Bidirectional HV DC/DC Converter for Electric Vehicle Drivetrains. *IEEE Journal of Emerging and Selected Topics in Power Electronics*. <https://doi.org/10.1109/JESTPE.2021.3083198>.
- [3] On-Chip Sensor Built-In IGBT Modules for Driving xEV Motors. Available at: <https://www.fujielectric.com/company/tech/pdf/64-04/FER64-04-186-2018.pdf>
- [4] N. Baker, S. Munk-Nielsen, M. Liserre, and F. Iannuzzo, "Online junction temperature measurement via internal gate resistance during turn-on," in *2014 16th European Conference on Power Electronics and Applications*, Aug. 2014, vol. 33, no. 0, pp. 1–10, doi: 10.1109/EPE.2014.6911024.
- [5] W. Brekel, T. Duetemeyer, G. Puk, and O. Schilling, "Time resolved in situ  $T_{vj}$  measurements of 6.5 kV IGBTs during inverter operation," *Proc. PCIM Eur.*, pp. 806–813, 2009.
- [6] F. Stella, O. Olanrewaju, Z. Yang, A. Castellazzi, and G. Pellegrino, "Experimentally validated methodology for real-time temperature cycle tracking in SiC power modules," *Microelectron. Reliab.*, vol. 88–90, no. July, pp. 615–619, 2018, doi: 10.1016/j.microrel.2018.07.072.
- [7] Z. Xu, F. Xu, and F. Wang, "Junction temperature measurement of IGBTs using short-circuit current as a temperature-sensitive electrical parameter for converter prototype evaluation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3419–3429, 2015, doi: 10.1109/TIE.2014.2374575.
- [8] N. Degrenne, J. Ewanchuk, E. David, R. Boldyrijew, and S. Molov, "A review of prognostics and health management for power semiconductor modules," *Proc. Annu. Conf. Progn. Heal. Manag. Soc. PHM*, pp. 242–252, 2015.
- [9] D. Xiang, L. Ran, P. Tavner, S. Yang, A. Bryant, and P. Mawby, "Condition monitoring power module solder fatigue using inverter harmonic identification," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 235–247, 2012, doi: 10.1109/TPEL.2011.2160988.
- [10] D. L. Blackburn, "Temperature measurements of semiconductor devices - A review," *Annu. IEEE Semicond. Therm. Meas. Manag. Symp.*, vol. 20, pp. 70–80, 2004, doi: 10.1109/stherm.2004.1291304.
- [11] F. Stella, G. Pellegrino, and E. Armando, "Three-phase SiC inverter with active limitation of all MOSFETs junction temperature," *Microelectron. Reliab.*, vol. 110, no. 0, p. 113659, Jul. 2020, doi: 10.1016/j.microrel.2020.113659.
- [12] R. Gelagaev, P. Jacqmaer, and J. Driesen, "A fast voltage clamp circuit for the accurate measurement of the dynamic ON-resistance of power transistors," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1241–1250, 2015, doi: 10.1109/TIE.2014.2349876.
- [13] M. Guacci, D. Bortis, and J. W. Kolar, "On-State Voltage Measurement of Fast Switching Power Semiconductors," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 2, pp. 163–176, 2018, doi: 10.24295/cpsstpea.2018.00016.
- [14] Choi, U. M., Blaabjerg, F., & Jørgensen, S. (2018). Power Cycling Test Methods for Reliability Assessment of Power Device Modules in Respect to Temperature Stress. *IEEE Transactions on Power Electronics*, 33(3), 2531–2551. <https://doi.org/10.1109/TPEL.2017.2690500>
- [15] Hu, K., Liu, Z., Yang, Y., Iannuzzo, F., & Blaabjerg, F. (2020). Ensuring a Reliable Operation of Two-Level IGBT-Based Power Converters: A Review of Monitoring and Fault-Tolerant Approaches. *IEEE Access*, 8, 89988–90022. <https://doi.org/10.1109/ACCESS.2020.2994368>.