

Four-Level Boost Inverter Based on ANPC Topology with Switched-Capacitor Branch

Robert Stala¹, Adam Penczek¹, Stanisław Piróg¹, Aleksander Skała¹, Andrzej Mondzik¹,
Zbigniew Waradzyn¹, Krishna Kumar Gupta², Pallavee Bhatnagar³, Sanjay K. Jain²,
Kasinath Jena⁴

¹AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY, Krakow, Poland

²THAPAR INSTITUTE OF ENGINEERING AND TECHNOLOGY, Patiala, India

³IES COLLEGE OF TECHNOLOGY, Bhopal, India

⁴SCHOOL OF ELECTRICAL ENGINEERING, KIIT Deemed to be University,
Bhubaneswar, India

¹al. A. Mickiewicza 30, Krakow, Poland

Tel.: +48 / (12) – 617 40 56

Fax: +48 / (12) – 633 22 84

E-mail: stala@agh.edu.pl

URL: <http://www.agh.edu.pl>; <http://www.pelab.agh.edu.pl>

Acknowledgements

This paper has been prepared within the bilateral exchange of scientists between the Republic of Poland and the Republic of India: Polish National Agency for Academic Exchange – NAWA (Poland) / Department of Science & Technology, Government of India (India). Grant numbers: PPN/BIN/2019/1/00053/U/00001 and DST/INT/POL/P-39/2020.

Keywords

«Multi-level inverters», «DC-AC converter», «Voltage Source Inverter (VSI)», «Boost», «Switched capacitor».

Abstract

This paper presents a novel single-stage four-level inverter with voltage-boosting ability. In comparison to the cascaded topology, the proposed converter allows for the elimination of a power choke on the DC side. The inverter topology and its special switching algorithm are demonstrated and verified by simulations and experiments.

Introduction

Multilevel inverters (MLIs) have been widely investigated for applications at low, medium, and high voltages [1–2]. The special features of MLIs are low voltage stress of switches, low total harmonic distortion, low du/dt load stress, low filtering requirements, and high modularity [3]. Traditional MLIs use three topologies: cascaded H-bridge (CHB), flying capacitor (FC), and neutral point clamped (NPC) inverters. However, these topologies do not ensure any voltage gain, and, therefore, applications that involve low-voltage DC input (such as photovoltaic systems and electric vehicle drives) require a DC-DC boost converter at the input or a transformer at the output. This can cause additional losses and costs [4]. In addition to traditional MLIs, hybrid multilevel topologies, such as active neutral point clamped (ANPC) inverters, have been continuously researched. An example is a five-level NPC inverter (5L-ANPC) [5] that combines the features of a 3L-NPC and a 3L-FC to generate a five-level output voltage waveform. Its advantage is a good trade-off between the reduced number of components and single DC-link operation, but it has no voltage-boosting capability.

Recent research has focused on switched-capacitor-based MLIs (SCMLIs), which can overcome the drawbacks of traditional MLIs. The switched-capacitor principle involves a parallel connection of the capacitors to the DC source for charging and a series connection for discharging. Thus, the SCs add several levels to the output waveform and simultaneously offer a voltage gain [6–17]. The topologies presented in [6–7] are based on the concept of SC and possess modularity characteristics. However, their drawback is a high voltage stress of semiconductor switches, making them unsuitable for high-voltage applications. In [8], the authors demonstrate how a single unit of the basic cell may generate a seven-level output voltage waveform. As the design includes a symmetrical voltage source, the requirement for numerous sources and polarity generation via an H-bridge makes the architecture more expensive and less desirable. The topologies described in [12–14] use a larger number of switching components while achieving a low gain. Moreover, another seven-level structure [16] achieves a gain of less than unity and employs additional switching components. The SCMLI in [17] synthesizes seven levels with a voltage boosting capability three times the input voltage, but has the disadvantage of causing excessive voltage stress of switches. The topologies described in [9–11], [15] offer a limited voltage gain. Further examples of inverters, suitable for single- and three-phase high-power systems, achieved on the basis of NPC or ANPC multilevel inverters, are demonstrated in [18–24].

This paper presents a novel single-stage four-level inverter with voltage-boosting ability (Fig. 1). In comparison to the cascaded topology, the proposed converter allows for the elimination of a power choke on the DC side. The inverter topology and its special switching algorithm are demonstrated and verified by simulations and experiments.

Principle of operation

The proposed inverter is based on the ANPC topology with an auxiliary switched capacitor (SC) resonant branch. The switched capacitor (C_S) transfers energy between the DC-link capacitors (C_1 and C_2) and the third DC capacitor C_3 . The SC branch can operate during the states that generate medium voltages on the output; therefore, this circuit can be used in all cases of modulation. Figs. 2 and 3 present the idea of inverter operation with marked current paths.




Fig. 1: The proposed four-level switched-capacitor boost inverter in a single-phase implementation

The diagrams presented in Fig. 2 show that the states where the low positive voltage is generated (SP1a and SP1b) are redundant. In state SP1a, the switched capacitor C_S can be recharged in the circuit with the DC-link capacitors and in state SP1b - with capacitor C_3 . This allows to maintain the voltage on the DC-link parts equal during the operation with both active or reactive power:

$$U_{C3} = U_{in} \quad (1)$$

The switching pattern for the modulation on the highest positive levels should contain the switching states SP1a and SP1b alternately and is the following:

$$SPp = \{SP1a, SP2, SP1b, SP2, SP1a, \dots\} \quad (2)$$

According to the principle of symmetry, the switching pattern for the modulation on the lowest negative output voltage levels is the following:

$$SPn = \{SN1a, SN2, SN1b, SN2, SN1a, \dots\} \quad (3)$$

The states SN2, SN1a, and SN1b are presented in Fig. 3.




	STATE	OUTPUT VOLTAGE
Positive State 2 (SP2) The highest positive voltage of a branch		$U_{\text{out}} = 0.5U_{\text{in}} + U_{C3} = 0.5U_{\text{in}} + U_{\text{in}} = 1.5U_{\text{in}}$ SC circuit is not triggered.
Positive State 1a (SP1a) Low positive voltage of a branch		$U_{\text{out}} = U_{C1} = 0.5U_{\text{in}}$ SC circuit connected to the DC-link. Active power operation - C_S is being charged from the DC-link. Reactive power operation - C_S is being discharged to the DC-link. Capacitor C_3 is not used to supply the load.
Positive State 1b (SP1b) Low positive voltage of a branch		$U_{\text{out}} = -U_{C2} + U_{C3} = 0.5U_{\text{in}}$ SC circuit connected to the DC capacitor C_3 . Active power operation - C_S is being discharged to capacitor C_3 . Reactive power operation - C_S is being charged from capacitor C_3 .

Fig. 2: Single phase states with the highest positive voltage ($U_{\text{out}} = 1.5U_{\text{in}}$) and two redundant states with low positive voltage ($U_{\text{out}} = 0.5U_{\text{in}}$)




	STATE	OUTPUT VOLTAGE
Negative State 2 (SN2) The highest value of negative voltage of a branch		$U_{\text{out}} = -0.5U_{\text{in}} - U_{C3} = -0.5U_{\text{in}} - U_{\text{in}} = -1.5U_{\text{in}}$ Circuit SC is not triggered
Negative State 1a (SN1a) Low negative voltage of a branch		$U_{\text{out}} = 0.5U_{\text{in}} - U_{C3} = -0.5U_{\text{in}}$ SC circuit connected to the DC-link. Active power operation - C_S is being charged from the DC-link. Reactive power operation - C_S is being discharged to the DC-link.
Negative State 1b (SN1b) Low negative voltage of a branch		$U_{\text{out}} = -U_{C2} = -0.5U_{\text{in}}$ SC circuit connected to the DC capacitor C_3 . Active power operation - C_S is being discharged to capacitor C_3 . Reactive power operation - C_S is being charged from capacitor C_3 . Capacitor C_3 is not used to supply the load.

Fig. 3: Single-phase states with the highest value of negative voltage ($U_{\text{out}} = -1.5U_{\text{in}}$) and two redundant states with low negative voltage ($U_{\text{out}} = -0.5U_{\text{in}}$)

For modulation on medium levels, the capacitor C_3 may be not affected or may operate as a flying capacitor when the following switching patterns are used:

$$SPpn(1) = \{SP1a, SN1b, \dots\} \quad (4)$$

In this switching pattern, capacitor C_3 is not affected. Transistors S_7 and S_8 may be turned off during this part of the fundamental frequency period (marked in Fig. 4).

$$SPpn(2) = \{SP1b, SN1a, \dots\} \quad (5)$$

In this case, capacitor C_3 is charged and discharged as a flying capacitor.

Figure 4 presents the switching pattern for a single-phase inverter in the proposed topology. Four-level modulation is accomplished together with energy exchange between capacitor C_3 and DC-link capacitors C_1 and C_2 . The energy exchange is supported by the switched capacitor C_S . The branch composed of the capacitor C_S and the resonant inductor L_r is connected in parallel to the DC link or the capacitor C_3 . The current of the L_rC_S branch is oscillatory. Since the duty cycle of switching signals varies, the current oscillation in the L_rC_S circuit is terminated after various time intervals. When the converter operates in non-ZCS mode, diodes D_1 and D_2 allow the current of the resonant choke to circulate, which is presented in Fig. 5.




Fig. 4: Operation of a single-phase inverter: output voltage, modulation pattern, and idealized waveform of current in the resonant inductor L_r ($i_{SC} = i_{Lr}$)




Fig. 5: Operation of auxiliary diodes in non-ZCS mode during the dead time

The SC circuit converts only a fraction of the total converter power and utilizes a very low-volume resonant choke. In comparison to the cascaded topology composed of a boost and an inverter, the proposed converter allows the removal of a power choke on the DC side.

Simulation results

Simulation tests of the proposed circuit have been carried out in MATLAB/Simulink environment for the following parameters: $U_{in} = 300$ V, $L_r = 2$ μ H, $C_S = 4.7$ μ F, $C_3 = 470$ μ F where U_{AC_rms} is 230 V and switching frequency f_{sw} is 50 kHz. As can be seen in Fig. 6, an additional LC filter with the following parameters was used at the output: $L_F = 300$ μ H, $C_F = 4.7$ μ F (resonant frequency is $f_g = 4.23$ kHz).




Fig. 6: Schematic of the simulated circuit

Figure 7 presents the switching signals together with the output current and voltage waveforms in a time period of 20 ms, obtained for $P_{out} = 1 \text{ kW}$. The current and voltage waveforms of the components are presented in Figs. 8a) and 8b), respectively.




Fig. 7: PWM switching signals, output current, and voltage waveforms in a time period of 20 ms (for $P_{out} = 1 \text{ kW}$).




Fig. 8: Current (a) and voltage (b) waveforms of the inverter components

From the simulation results presented in Figs. 7 and 8 it is seen that the four-level modulation is used, the voltage ripple of C_3 is low, the DC-link voltages are self-balanced, and the balancing circuit does not operate in the whole switching period.

The inverter can produce the maximum positive voltage $U_{\text{INVmax}} = 450 \text{ V}$ and the minimum voltage $U_{\text{INVmin}} = -450 \text{ V}$ from the output to the neutral point of the DC-link divider. The equivalent DC voltage U_{eq2L} of the two-level inverter in this output voltage range is:

$$U_{\text{eq2L}} = U_{\text{INVmax}} + U_{\text{INVmin}} = 3U_{\text{in}} = 900 \text{ V} \quad (6)$$

In Table I, the estimated voltage and current stresses of the components are listed. The voltage stress across the transistors in the proposed inverter is 3 times lower than that in the equivalent two-level inverter.

Table I. Current and voltage stresses of components at $P_{\text{load}} = 1 \text{ kW}$ ($i_{\text{OUT_rms}} = 4.34 \text{ A}$)

Component	$I_{\text{rms}} [\text{A}]$	$I_{\text{rms}} / i_{\text{OUT_rms}}$	$U_{\text{max}} / U_{\text{in}}$	$U_{\text{max}} / U_{\text{eq2L}}$
$S_1 (S_2)$	7.84	1.8	1	1/3
$S_3 (S_4)$	7.84	1.8	1	1/3
$S_5 (S_6)$	3.18	0.7	1	1/3
$S_7 (S_8)$	10.13	2.3	1	1/3
D_1	0.48	0.1	2	2/3
D_2	0.48	0.1	2	2/3
L_r	10.15	2.3	1	1/3
C_s	10.13	2.3	1	1/3

Experimental results

Figure 9 presents a photograph of the experimental setup and its parameters are assembled in Table II.



Fig. 9: The experimental inverter

Table II. Parameters of the experimental setup

Parameter	Value
Input DC voltage	100 V
Output voltage frequency	50 Hz
Switching frequency	50 kHz
Modulation index	0.75
Capacitors C_1, C_2	$150 \mu\text{F} + 4.7 \mu\text{F}$
Capacitor C_3	$150 \mu\text{F} + 4.7 \mu\text{F}$
Capacitor C_s	$4.7 \mu\text{F}$
Inductor L_r	$2 \mu\text{H}$

Figure 10a) presents oscilloscograms of waveforms obtained in the experimental inverter, showing the output voltage u_{INV} of the inverter, its output current i_{LOAD} , the voltage u_{C3} across the capacitor C_3 and the current i_{Lr} of the resonant inductor L_r . Furthermore, Figs. 10b)–10d) show waveforms in zoomed time intervals, presenting the modulation method used according to the switching pattern for a single-phase inverter presented in Fig. 4. They concern the time intervals marked in Fig. 10a).

All of the presented waveforms are in good correlation with those obtained by simulations depicted in Fig. 7 (u_{INV} , i_{LOAD}) and Fig. 8 (i_{Lr}).




Fig. 10: Waveforms obtained in the experimental inverter setup: output voltage u_{INV} , output current i_{LOAD} , voltage u_{C3} of capacitor C_3 , and current i_{Lr} of resonant inductor

Conclusion

In this paper, a novel concept of an inverter topology has been presented. The inverter allows to operate with a voltage gain higher than 1. DC-AC systems with low DC input voltage can operate without a DC-DC boost converter. The proposed inverter utilizes a switched-capacitor branch with a resonant inductor of very low volume. The proposed inverter has positive characteristics compared to the counterpart classic solution with a front-end DC-DC boost converter. The voltage stress of the transistors in the proposed inverter is 3 times lower than that in an equivalent two-level inverter. The entire DC-AC boost/inverter can be designed for MOSFET transistor use. In the boost converter, a larger volume of the inductor is required, and higher voltage stresses of the semiconductor devices occur when operating with the voltage gain $G = 3$. The inverter presented contains a relatively large number of devices, and its efficiency may be deteriorated by losses associated with the operation of the balancing circuit. However, in a classic DC-AC system, the input DC-DC converter operates with high voltage stress of switches and converts 100% of energy. In the proposed solution, the voltage

stress of the switches is lower than the DC-link voltage of an equivalent classic converter. Furthermore, the balancing circuit converts only part of the total energy of the inverter. The presented topology can be extended to a three-phase converter supplied from a single DC source.

References

- [1] Rodriguez J., Lai J. S. and Peng F. Z.: Multilevel inverters: A survey of topologies, control, and applications. *IEEE Transactions on Industrial Electronics*, 2002, Vol. 49 no 4, pp. 724–738
- [2] Abu-Rub H., Holtz J., Rodriguez J. and Baoming G.: Medium-voltage multilevel converters—state of the art, challenges, and requirements in industrial applications. *IEEE Transactions on Industrial Electronics*, 2010, Vol. 57 no 8, pp. 2581–2596
- [3] Gupta K. K., Ranjan A., Bhatnagar P., Sahu L. K. and Jain S.: Multilevel inverter topologies with reduced device count: A review, *IEEE Transactions on Power Electronics*, 2016, Vol. 31 no 1, pp. 135–151
- [4] Kerekes T., Séra D. and Máté L.: Three-phase photovoltaic systems: structures, topologies, and control, *Electric Power Components and Systems*, 2015, Vol. 43 no 12, pp. 1364–1375
- [5] Barbosa P., Steimer P., Steinke J., Winkelkemper M., Celanovic N.: Active-neutral-point-clamped (ANPC) multilevel converter technology, 2005 European Conference on Power Electronics and Applications, 2005, Dresden, 11-14 September.
- [6] Hinago Y. and Koizumi H.: A switched-capacitor inverter using series/parallel conversion with an inductive load, *IEEE Transactions on Industrial Electronics*, 2012, Vol. 59 no 2, pp. 878–887
- [7] Ye Y., Cheng K. W. E., Liu J. and Ding K.: A step-up switched capacitor multilevel inverter with self-voltage balancing, *IEEE Transactions on Industrial Electronics*, 2014, Vol. 61 no 12, pp. 6672–6680
- [8] Raman S. R., Cheng K. W. E. and Ye Y.: Multi-input switched-capacitor multilevel inverter for high-frequency AC power distribution, *IEEE Transactions on Power Electronics*, 2018, Vol. 33 no 7, pp. 5937–5948
- [9] Salem A., Ahmed M., Orabi E. M. and Ahmed M.: New Three-Phase Symmetrical Multilevel Voltage Source Inverter, *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, 2015, Vol. 5 no 3, pp. 430–442
- [10] Raushan R., Mahato B. and Jana K. C.: Comprehensive analysis of a novel three-phase multilevel inverter with the minimum number of switches, *IET Power Electronics*, 2016, Vol. 9 no 8, pp. 1600–1607
- [11] Belkamel H., Mekhilef S., Masaoud A. and Naeim M. A.: Novel three-phase asymmetrical cascaded multilevel voltage source inverter, *IET Power Electronics*, 2013, Vol. 6 no 8, pp. 1696–1706
- [12] Lee S. S., Bak Y., Kim S. M., Joseph A. and Lee K. B.: New Family of Boost Switched-Capacitor Seven-Level Inverters (BSC7LI), *IEEE Transactions on Power Electronics*, 2019, Vol. 34 no 11, pp. 10471–10479
- [13] Zeng J., Lin W. and Liu J.: Switched-Capacitor-Based Active-Neutral-Point-Clamped Seven-Level Inverter With Natural Balance and Boost Ability, *IEEE Access*, 2019, 7, pp. 126889–126896
- [14] Sathic M. J., Sandeep N. and Blaabjerg F.: High Gain Active Neutral Point Clamped Seven-Level Self-Voltage Balancing Inverter, *IEEE Transactions on Circuits and Systems II: Express Briefs*, 2020, Vol. 67 no 11, pp. 2567–2571
- [15] Siwakoti Y. P., Mahajan A., Rogers D. J. and Blaabjerg F.: A Novel Seven-Level Active Neutral-Point-Clamped Converter With Reduced Active Switching Devices and DC-Link Voltage, *IEEE Transactions on Power Electronics*, 2019, Vol. 34 no 11, pp. 10492–10508
- [16] Abhilash T., Annamalai K. and Tirumala S. V.: A Seven-Level VSI With a Front-End Cascaded Three-Level Inverter and Flying Capacitor Fed H-Bridge, *IEEE Transactions on Industry Applications*, 2019, Vol. 55 no 6, pp. 6073–6088
- [17] Roy T., Sadhu P. K., Dasgupta A. and Aarzoo N.: A novel three-phase multilevel inverter structure using switched capacitor basic unit for renewable energy conversion systems, *International Journal of Power Electronics*, 2019, Vol. 10 no 1/2, pp. 133–154
- [18] Pineda C. W. A. and Rech C.: Modified Five-Level ANPC Inverter with Output Voltage Boosting Capability, Proceedings of IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, 14-17
- [19] Siwakoti Y. P.: A new six-switch five-level boost-active neutral point clamped (5L-Boost-ANPC) inverter, 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, 4-8 March
- [20] Zeng J., Lin W. and Liu J.: Switched-Capacitor-Based Active-Neutral-Point-Clamped Seven-Level Inverter With Natural Balance and Boost Ability, *IEEE Access*, 2019, 7, pp. 126889–126896

- [21] Lee S. S. and Lee K.: Dual-T-Type Seven-Level Boost Active-Neutral-Point-Clamped Inverter, IEEE Transactions on Power Electronics, 2019, vol. 34, no. 7, pp. 6031-6035
- [22] Ye Y., Chen S., Sun R., Wang X. and Yi Y.: Three-Phase Step-Up Multilevel Inverter With Self-Balanced Switched-Capacitor, IEEE Transactions on Power Electronics, 2021, vol. 36, no 7, pp. 7652-7664
- [23] Akagi H.: Multilevel converters: Fundamental circuits and systems, Proc. IEEE, 2017, vol. 105, no. 11, pp. 2048–2065
- [24] Kumari M., Siddique M. D., Sarwar A., Tariq M., Mekhilef S., Iqbal A.: Recent trends and review on switched-capacitor-based single-stage boost multilevel inverter, International Transactions on Electrical Energy Systems, 2021; Vol. 31 no 3, e12730