



Re-customize IP

Zynq UltraScale+ MPSoC (3.4)

Documentation

Presets

IP Location

Page Navigator

Switch To Advanced Mo

PS UltraScale+ Block Design

I/O Configuration

Clock Configuration

DDR Configuration

PS-PL Configuration

PS-PL Configuration

Search: Q-

Name	Select
> General	
> PS-PL Interfaces	
> Master Interface	
> AXI HPM0 FPD	<input checked="" type="checkbox"/>
AXI HPM0 F...	64
> AXI HPM1 FPD	<input checked="" type="checkbox"/>
AXI HPM1 F...	64
> AXI HPM0 LPD	<input type="checkbox"/>
> Slave Interface	
> AXI HP	
> AXI HPC0 FPD	<input type="checkbox"/>
> AXI HPC1 FPD	<input type="checkbox"/>
> AXI HP0 FPD	<input checked="" type="checkbox"/>
AXI HP0 F...	64
> AXI HP1 FPD	<input type="checkbox"/>
> AXI HP2 FPD	<input type="checkbox"/>
> AXI HP3 FPD	<input type="checkbox"/>
> AXI LPD	<input type="checkbox"/>
> S AXI ACP	
Use S_AXI_A...	<input type="checkbox"/>
> S AXI ACE	
Use S_AXI_A...	<input type="checkbox"/>
> Debug	

OK

Cancel

5

☐

Component Name

Wid

Add

- ☒

Nur

Mer

Stre

Max

- ☒

-

Nu

A

A

Ma

☐ Use Rxlength In Status Stream

OK

Cancel